A methodology for turning an SoC into chiplets
By Nick Flaherty, eeNews Europe (July 25, 2023)
Siemens has developed a workflow methodology for homogeneous disaggregation of SoCs into chiplets using hierarchical device planning.
The key benefit of adopting hierarchy inside of a design is clear – a seemingly large and complex designs can be disaggregated into smaller and easier to manage building blocks based on a collection of attributes such as function and position.
Advancements in IC packaging manufacturing, combined with the exploding costs of designing monolithic ICs on today’s advanced process nodes, have given rise to a growing trend of disaggregating large SoCs into smaller dies and chiplets says Chris Cone at Siemens EDA.
This increased design complexity requires iterative multi-physics analysis during the floorplanning stage and optimization of the design for PPA and cost goals, significantly raising the barrier for project success. Trying to employ traditional package design solutions – where each device is modeled as a single flat entity – is time consuming and unnecessarily risks delaying production.
However many design structures are comprised of repeatable patterns that can be represented as a parameterized object which is a form of hierarchical design capture. In IC packaging there are two key classes of design structures which lend easily to incorporating hierarchy – these are die-to-die signal interfaces and power distribution networks.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Faraday Unveils FlashKit™-22RRAM: an eNVM-based SoC Development Platform for IoT
- Inside Secure Enters into an Exclusive Agreement to Acquire Verimatrix, Inc. Creating a Software-based Security Powerhouse
- SiPearl passes a key milestone for Rhea's launch by moving into an accelerated simulation phase with Siemens' Veloce platform
- DVB-S2X/S2/S Demodulator IP Core licensed to a Major Chinese Semiconductor company for integration into an 8K TV SOC
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack