STMicroelectronics Samples 65nm Hard Disk Drive Iterative Decoding Channel
Geneva, December 12,2007
-- STMicroelectronics, one of the worldâs largest semiconductor suppliers and a leader in complex System-on-Chip (SoC) solutions for disk drives, is sampling its first 65nm iterative read channel for the low-power mobile segment of Hard Disk Drives (HDD). STâs iterative channel signal-to-noise ratio (SNR) gain is a key enabler for sustaining the industryâs aggressive 40% compound annual growth rate in storage capacity. As well, even with the increased complexity of iterative technology ST has decreased power by greater than 25%, vital in mobile HDD applications.
This Mobile IP is the first offering from STâs Tiziano family of read channel macros, which will also include channels customized for the desktop and enterprise market segments. Each of the channels in the Tiziano family share common features and firmware, allowing customers to leverage their investment across multiple product segments.
The third generation of STâs production-proven read channels, Tiziano supports the latest industry requirements for perpendicular recording, low power, servo detection and demodulation, defect mapping and self servo write. STâs Tiziano channel innovation enhances application battery live time and reliability through lower power by utilizing conditional iteration techniques and dynamic voltage control. Iterative decoding is targeted at perpendicular recording enabling significant capacity gains over the previous generation withat least 0.7dB post ECC SNR gain. Further capacity boost beyond the base iterative architecture is enabled through enhanced servo detection and demodulation that improves servo positioning and thus allows an increase in the number of tracks and format efficiency. Tiziano enhances the HDD manufacturing process through a proprietary self-servo write that enables faster manufacturing cycle time and more accurate writing of tracks, for higher yield. Additionally, product reliability is enhanced by improved media defect mapping and defect handling enhancements.
âTiziano accelerates the path to the next generation of hard disk drives across mobile, desktop and enterprise markets,â said Vittorio Peduto, General Manager of Data Storage at STs Computer Peripherals Group. âOnce again, ST confirms its position at the forefront of data storage technology development, offering best-in-class solution to our strategic partners in the hard-disk drive segment.â
The Tiziano read channel macro is receiving significant interest with major HDD suppliers and is available for integration within 65nm SoCâs. STâs IPs are developed in close collaboration with strategic customers to address their specific requirements and ensure competitiveness. Tiziano rounds out STâs portfolio of 65 nm HDD SoC IP allowing ST to provide customers with complete turnkey solutions or a solution utilizing both ST and customer IP.
About STMicroelectronics
STMicroelectronics is a global leader in developing and delivering semiconductor solutions across the spectrum of microelectronics applications. An unrivalled combination of silicon and system expertise, manufacturing strength, Intellectual Property (IP) portfolio and strategic partners positions the Company at the forefront of System-on-Chip (SoC) technology and its products play a key role in enabling today's convergence markets. The Company's shares are traded on the New York Stock Exchange, on Euronext Paris and on the Milan Stock Exchange. In 2006, the Company's net revenues were $9.85 billion and net earnings were $782 million. Further information on ST can be found at www.st.com.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale