Foundries have 28-nm yield issues, say execs
Peter Clarke and Dylan McGrath
EETimes (11/2/2011 12:08 PM EDT)
In particular foundries are struggling with the introduction of 32-nm/28-nm high-K metal gate (HKMG) CMOS, according to Bob Johnson, research vice president at Gartner, speaking to a client meeting here.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- UMC denies 65-nm yield issues
- Yield And Reliability Issues With Integrating IP
- Date 2002 conference to spotlight IP, SoC issues
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium