Foundries have 28-nm yield issues, say execs
Peter Clarke and Dylan McGrath
EETimes (11/2/2011 12:08 PM EDT)
LONDON – Although foundry chip manufacturing will continue to grow faster than the overall chip market for the next few years, it is currently facing challenges at the leading-edge 28-nm manufacturing node, according to market analysis company Gartner and others.
In particular foundries are struggling with the introduction of 32-nm/28-nm high-K metal gate (HKMG) CMOS, according to Bob Johnson, research vice president at Gartner, speaking to a client meeting here.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- UMC denies 65-nm yield issues
- Yield And Reliability Issues With Integrating IP
- Date 2002 conference to spotlight IP, SoC issues
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack