Yield And Reliability Issues With Integrating IP
Ed Sperling, Semiconductor Engineering
December 12th, 2013
First of three parts: Why IP doesn’t always work as planned; the most common causes of re-spins; factors that can affect IP integration and why some tests don’t always reveal problems.
Semiconductor Engineering sat down to discuss the impact of integrating IP in complex SoCs with Juan Rey, senior director of engineering at Mentor Graphics; Kevin Yee, product marketing director for Cadence’s SoC Realization Group; and Mike Gianfagna, vice president of marketing at eSilicon. What follows are excerpts of that conversation.
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Rambus Enhances Data Center and AI Protection with Next-Gen CryptoManager Security IP Solutions
- UMC denies 65-nm yield issues
Latest News
- TSMC Reports First Quarter EPS of NT$13.94
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Using UDE® to test virtual automotive RISC-V prototypes from Infineon
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- ASML targeted in latest round of US tariffs