Hash and HMAC Accelerator IP
Welcome to the ultimate Hash and HMAC Accelerator IP hub! Explore our vast directory of Hash and HMAC Accelerator IP
All offers in
Hash and HMAC Accelerator IP
Filter
Compare
24
Hash and HMAC Accelerator IP
from
14
vendors
(1
-
10)
-
SHA1, SHA2 Cryptographic Hash Cores
- Completely self-contained; does not require external memory
- SHA1 supports SHA-1 per FIPS 180-1, SHA2-256 and SHA2-512 support SHA-2 per FIPS 180-2.
- HMAC option is available with flow-through and microprocessor-friendly (-SK) interfaces for the key input.
- Flow-through design; flexible data bus width
-
SHA-1 Processor
- Suitable for data authentication applications.
- Fully synchronous design.
- Available as fully functional and synthesizable VHDL or Verilog soft-core.
- Xilinx and Altera netlist available for various devices.
-
MD5 Processor
- RFC 1321 compliant.
- Suitable for data authentication applications.
- Fully synchronous design.
- Available as fully functional and synthesizable VHDL or Verilog soft-core.
-
SHA-256 Processor
- This core is a fully compliant implementation of the Message Digest Algorithm SHA-256. It computes a 256-bit message digest for messages of up to (264 – 1) bits. Simple, fully synchronous design with low gate count.
- The OL_SHA256 core is a fully compliant hardware implementation of the SHA-256 algorithm, suitable for a variety of applications.
-
-
Tiny Hash IP core
- The Helion Tiny Hash Core family for ASIC offers a combination of high functionality and low resource usage for lower data rate applications.
- The core is available in versions which support any combination of the secure hashing algorithms described in the Secure Hash Standard, FIPS PUB 180-3; namely SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512.
- It can also support the standard Hash-based Message Authentication Code (HMAC) algorithm described in FIPS PUB 198-1 which is widely used for data authentication and integrity checking in a number of common data security protocols.
-
SHA-256 Secure Hash Function
- Compliant to FIPS 180-2 specification of SHA-256.
- Bit padding internally implemented.
- Supports 2^64-1 bits maximum message length.
- Supports input message length multiple of 8-bit.
- Initial value of the chaining variables selected before synthesis.
-
SHA-1 Secure Hash Function
- Compliant to FIPS 180-1 specification of SHA-1.
- Bit padding internally implemented.
- Supports 2^64-1 bits maximum message length.
- Supports input message length multiple of 8-bit.
-
MD5 IP Core Message Digest Function
- The MD5 IP core is a high-performance implementation of the MD5 Message-Digest algorithm, a one-way hash function, compliant to the RFC 1321 specification.
- The core is composed of two main units, the MD5 Engine and the Padding Unit.
- The MD5 Engine applies the MD5 loops on a single 512-bit message block, while the Padding Unit splits the input message into 512-bit blocks and performs the message padding on the last message block.
-
SHA-1, SHA-2, SHA-3 Hash based HMAC, accelerators
- HMAC-IP-59 (EIP-59) is IP for accelerating the various single pass HMAC (FIPS-198-1) algorithms using secure hash integrity algorithms like MD5 (RFC1231), SHA-1 (FIPS-180-2), SHA-2 (FIPS-180-3/4) and SHA-3 (FIPS-202), up to 8 Gbps.
- Designed for fast integration, low gate count and full transforms, the HMAC-IP-59 accelerators provide a reliable and cost-effective embedded IP solution that is easy to integrate into high-speed crypto pipelines.
