DDR5 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 165 IP from 24 vendors (1 - 10)
  • DDR5 MRDIMM PHY and Controller
    • The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM.
    • The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.
    Block Diagram -- DDR5 MRDIMM PHY and Controller
  • MRDIMM DDR5 & DDR5/4 PHY & Controller
    • The DDR IP Mixed-Signal MRDIMM DDR5 PHY and DDR5/4 Combo PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM or MRDIMM/ RDIMM/ LRDIMM/ UDIMM DDR5 devices
    • It is optimized for low-power and high-speed applications with robust timing and small silicon area
    • It supports all JEDEC DDR5/4 SDRAM components in the market
    Block Diagram -- MRDIMM DDR5 & DDR5/4 PHY & Controller
  • DDR5 Controller - Ensures high-speed, efficient operation and compatibility of memory controllers
    • DDR5 Verification IP supports data rates up to 8400 MT/s, ensuring high-performance memory controllers meet the latest standards for speed, capacity, and power efficiency. It is designed to validate advanced features such as error correction and power management.
    • This tool is ideal for validating DDR5 controllers in applications ranging from high-performance computing to mobile devices, ensuring robust performance and seamless integration in various systems
    Block Diagram -- DDR5 Controller - Ensures high-speed, efficient operation and compatibility of memory controllers
  • Simulation VIP for DDR5 DIMM
    • DIMM Types
    • DDR5 UDIMM, RDIMM, and LRDIMM
    • Size
    • 32Gb, 64Gb, and 128Gb
    Block Diagram -- Simulation VIP for DDR5 DIMM
  • Simulation VIP for DDR5
    • Speeds
    • 3200, 3600, 4000, 4400, 4800, 5200, 5600, 6000, and 6400
    • Density
    • 8Gb, 16Gb, 24Gb, 32Gb, and 64Gb
    Block Diagram -- Simulation VIP for DDR5
  • DDR5 IP solution
    • Compatible with DDR5 up to 4800Mbps
    • AXI compliant multi-ports, and data width, FIFO depth, command queue depth configurable
    • DFI5.0/4.0 compliant interface between controller and PHY
    • Support ECC (error correcting code)
    Block Diagram -- DDR5 IP solution
  • DDR5 RDIMM Verification IP
    • The DDR5 RDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 RDIMM interface of an ASIC/FPGA or SoC.
    • The DDR5 RDIMM VIP is fully compliant with Standard DDR5 specification from JEDEC.
    • This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- DDR5 RDIMM Verification IP
  • DDR5 LRRDIMM Verification IP
    • Compliant to JEDEC DDR5 SDRAM Specification, Data Buffer & RCD Specification.
    • Supports connection to any DDR5 Memory Controller IP communicating with a JEDEC compliant DDR5 Memory Model.
    • Supports configurable SDRAM addressing of different sizes (x4, x8 and x16).
    • Available in all memory sizes up to 64 Gb.
    • Supports for all speed-grades/speed-bins.
    Block Diagram -- DDR5 LRRDIMM Verification IP
  • DDR5 DFI Synthesizable Transactor
    • Compliant with DFI 5.0 Specification.
    • DFI-DDR5 Applies to :
    • DDR5 protocol standard JESD79-5 & JESD79-5 Rev1.40 (Draft) Specifications
    • Supports all Interface Groups.
    Block Diagram -- DDR5 DFI Synthesizable Transactor
  • DDR5 Synthesizable Transactor
    • Supports 100% of DDR5 protocol standard JESD79-5 & JESD79-5 Rev1.40 (Draft)
    • Supports all the DDR5 commands as per the specs
    • Supports up to 64GB device density
    • Supports the following devices:
    Block Diagram -- DDR5 Synthesizable Transactor
×
Semiconductor IP