array:1 [
"searches" => array:3 [
0 => array:10 [
"q" => "*"
"query_by" => "text_high_priority, text_medium_priority, text_low_priority"
"query_by_weights" => "5, 2, 1"
"max_candidates" => 10000
"per_page" => 10
"page" => 1
"facet_by" => "provider.object, productTypes, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, taxo5"
"max_facet_values" => 1000
"sort_by" => "priority_taxo:desc,updated_at:desc"
"filter_by" => "taxo4:342 && asic.foundry:= [SMIC]"
]
1 => array:10 [
"q" => "*"
"query_by" => "text_high_priority, text_medium_priority, text_low_priority"
"query_by_weights" => "5, 2, 1"
"max_candidates" => 10000
"per_page" => 10
"page" => 1
"facet_by" => "provider.object, productTypes, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, taxo5"
"max_facet_values" => 1000
"sort_by" => "priority_taxo:desc,updated_at:desc"
"filter_by" => "taxo4:342"
]
2 => array:10 [
"q" => "*"
"query_by" => "text_high_priority, text_medium_priority, text_low_priority"
"query_by_weights" => "5, 2, 1"
"max_candidates" => 10000
"per_page" => 10
"page" => 1
"facet_by" => "provider.object, productTypes, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, taxo5"
"max_facet_values" => 1000
"sort_by" => "priority_taxo:desc,updated_at:desc"
"filter_by" => "taxo4:342 && asic.foundry:= [SMIC]"
]
]
]
array:1 [
"results" => array:3 [
0 => array:8 [
"facet_counts" => array:7 [
0 => array:4 [
"counts" => array:1 [
0 => array:3 [
"count" => 2
"highlighted" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"value" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 1
]
]
1 => array:4 [
"counts" => array:1 [
0 => array:3 [
"count" => 2
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1
]
]
2 => array:4 [
"counts" => array:4 [
0 => array:3 [
"count" => 2
"highlighted" => "UMC"
"value" => "UMC"
]
1 => array:3 [
"count" => 2
"highlighted" => "TSMC"
"value" => "TSMC"
]
2 => array:3 [
"count" => 2
"highlighted" => "SMIC"
"value" => "SMIC"
]
3 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES"
"value" => "GLOBALFOUNDRIES"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 4
]
]
3 => array:4 [
"counts" => array:9 [
0 => array:3 [
"count" => 2
"highlighted" => "UMC_400"
"value" => "UMC_400"
]
1 => array:3 [
"count" => 2
"highlighted" => "TSMC_400"
"value" => "TSMC_400"
]
2 => array:3 [
"count" => 2
"highlighted" => "SMIC_400"
"value" => "SMIC_400"
]
3 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES_400"
"value" => "GLOBALFOUNDRIES_400"
]
4 => array:3 [
"count" => 1
"highlighted" => "UMC_650"
"value" => "UMC_650"
]
5 => array:3 [
"count" => 1
"highlighted" => "UMC_550"
"value" => "UMC_550"
]
6 => array:3 [
"count" => 1
"highlighted" => "TSMC_650"
"value" => "TSMC_650"
]
7 => array:3 [
"count" => 1
"highlighted" => "TSMC_550"
"value" => "TSMC_550"
]
8 => array:3 [
"count" => 1
"highlighted" => "SMIC_650"
"value" => "SMIC_650"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 9
]
]
4 => array:4 [
"counts" => array:9 [
0 => array:3 [
"count" => 2
"highlighted" => "400_UMC"
"value" => "400_UMC"
]
1 => array:3 [
"count" => 2
"highlighted" => "400_TSMC"
"value" => "400_TSMC"
]
2 => array:3 [
"count" => 2
"highlighted" => "400_SMIC"
"value" => "400_SMIC"
]
3 => array:3 [
"count" => 2
"highlighted" => "400_GLOBALFOUNDRIES"
"value" => "400_GLOBALFOUNDRIES"
]
4 => array:3 [
"count" => 1
"highlighted" => "650_UMC"
"value" => "650_UMC"
]
5 => array:3 [
"count" => 1
"highlighted" => "550_UMC"
"value" => "550_UMC"
]
6 => array:3 [
"count" => 1
"highlighted" => "650_TSMC"
"value" => "650_TSMC"
]
7 => array:3 [
"count" => 1
"highlighted" => "650_SMIC"
"value" => "650_SMIC"
]
8 => array:3 [
"count" => 1
"highlighted" => "550_TSMC"
"value" => "550_TSMC"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 9
]
]
5 => array:4 [
"counts" => array:3 [
0 => array:3 [
"count" => 2
"highlighted" => "650"
"value" => "650"
]
1 => array:3 [
"count" => 2
"highlighted" => "400"
"value" => "400"
]
2 => array:3 [
"count" => 1
"highlighted" => "550"
"value" => "550"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 530.0
"max" => 650.0
"min" => 400.0
"sum" => 2650.0
"total_values" => 3
]
]
6 => array:4 [
"counts" => []
"field_name" => "taxo5"
"sampled" => false
"stats" => array:1 [
"total_values" => 0
]
]
]
"found" => 2
"hits" => array:2 [
0 => array:3 [
"document" => array:48 [
"asic.foundry" => array:4 [
0 => "TSMC"
1 => "SMIC"
2 => "GLOBALFOUNDRIES"
3 => "UMC"
]
"asic.foundry_node" => array:5 [
0 => "TSMC_400"
1 => "SMIC_650"
2 => "GLOBALFOUNDRIES_400"
3 => "SMIC_400"
4 => "UMC_400"
]
"asic.foundry_node_process" => array:5 [
0 => "TSMC_400_LP"
1 => "SMIC_650_LL"
2 => "GLOBALFOUNDRIES_400_LP"
3 => "SMIC_400_LL"
4 => "UMC_400_LP"
]
"asic.node" => array:2 [
0 => 400
1 => 650
]
"asic.node_foundry" => array:5 [
0 => "400_TSMC"
1 => "650_SMIC"
2 => "400_GLOBALFOUNDRIES"
3 => "400_SMIC"
4 => "400_UMC"
]
"blockdiagram" => ""
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1675928711
"id" => "17391"
"keyfeatures" => """
<ul>\r\n
\t<li>Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs</li>\r\n
\t<li>Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes</li>\r\n
\t<li>Operating range of DC to 200MHz in Mobile DDR mode</li>\r\n
\t<li>PHY Utility Block (PUBL) component</li>\r\n
\t<li>DFI 2.1 compliant interface to controller</li>\r\n
\t<li>At-speed loopback testing</li>\r\n
\t<li>Configurable external data bus widths in 8-bit increments</li>\r\n
\t<li>Permits operating with SDRAMs using data widths narrower than the implemented data width</li>\r\n
\t<li>Programmable output and ODT impedance with dynamic PVT compensation</li>\r\n
\t<li>Embedded Dynamic Drift Detection in the PHY to facilitate Dynamic Drift Compensation with the controller</li>\r\n
\t<li>Utilizes Master and Slave DLLs for precise timing management</li>\r\n
\t<li>Lane-based architecture (Byte Lane, Command Lane)</li>\r\n
\t<li>Test modes supporting IDDq and DLL characterization</li>\r\n
\t<li>Library-based hard-IP PHY to permit maximum flexibility while ensuring high data rates</li>\r\n
\t<li>Full documentation including physical implementation guide</li>\r\n
\t<li>Includes all required views for a typical ASIC design flow</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "DDR multi"
"logo" => "verisyno-66bb47b55ef5f.webp"
"logo2" => "verisyno-66bb47b55ef5f.webp"
"name" => "asic.node"
"overview" => "<p>The DDR multiPHYs are mixed-signal PHY IP cores that supply the complete physical interface to JEDEC standard DDR2, DDR3, LPDDR2, LPDDR3 SDRAM memories up to 1066 Mbps data rates and Mobile DDR (also referred to as mDDR and LPDDR) SDRAM memories up to 400 Mbps data rates. This particular PHY supports switching between DDR2 and DDR3 memories once a chip is in production. This “Lite” PHY does not go up to the full 1600 Mbps data rate targeted for DDR3. Instead, this is an area and feature optimized DDR2/DDR3 PHY for customers that want to go to market with DDR2 interfaces up to 1066 Mbps and also want an insurance policy against equivalent DDR3 devices becoming cheaper while their chip remains in the market. As part of the optimization of this PHY, a small number of the new features for DDR3, such as write leveling, are not supported as they are not supported by DDR2 SDRAMs.</p>"
"overview_cn" => ""
"partnumber" => "DDR multi PHY"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 486
"provider.name" => "VeriSyno Microelectronics Co., Ltd."
"provider.object" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"provider.priority" => 1
"provider.slug" => "verisyno-microelectronics-co-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs</li>\r\n
\t<li>Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes</li>\r\n
\t<li>Operating range of DC to 200MHz in Mobile DDR mode</li>\r\n
\t<li>PHY Utility Block (PUBL) component</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR multi PHY"
"shortdescription_cn" => ""
"slug" => "ddr-multi-phy"
"sortable_id" => 17391
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR multi PHY VeriSyno Microelectronics Co. Ltd."
"text_low_priority" => """
The DDR multiPHYs are mixed-signal PHY IP cores that supply the complete physical interface to JEDEC standard DDR2 DDR3 LPDDR2 LPDDR3 SDRAM memories up 1066 Mbps data rates and Mobile (also referred as mDDR LPDDR) 400 rates. This particular supports switching between once a chip is in production. “Lite” does not go full 1600 rate targeted for DDR3. Instead this an area feature optimized DDR2/DDR3 customers want market with interfaces also insurance policy against equivalent devices becoming cheaper while their remains market. As part of optimization small number new features such write leveling supported they by SDRAMs. \r\n
\tCompatible DDR2/DDR3/LPDDR (or DDR)/ /LPDDR2/LPDDR3 SDRAMs\r\n
\tOperating range 100MHz (200Mb/s) 533MHz(1066Mb/s) DDR2/DDR3/LPDDR2/LPDDR3 modes\r\n
\tOperating DC 200MHz mode\r\n
\tPHY Utility Block (PUBL) component\r\n
\tDFI 2.1 compliant controller\r\n
\tAt-speed loopback testing\r\n
\tConfigurable external bus widths 8-bit increments\r\n
\tPermits operating SDRAMs using narrower than implemented width\r\n
\tProgrammable output ODT impedance dynamic PVT compensation\r\n
\tEmbedded Dynamic Drift Detection facilitate Compensation controller\r\n
\tUtilizes Master Slave DLLs precise timing management\r\n
\tLane-based architecture (Byte Lane Command Lane)\r\n
\tTest modes supporting IDDq DLL characterization\r\n
\tLibrary-based hard-IP permit maximum flexibility ensuring high rates\r\n
\tFull documentation including implementation guide\r\n
\tIncludes all required views typical ASIC design flow\r\n
"""
"text_medium_priority" => "DDR multi "
"updated_at" => 1758617470
]
"highlight" => []
"highlights" => []
]
1 => array:3 [
"document" => array:48 [
"asic.foundry" => array:4 [
0 => "TSMC"
1 => "UMC"
2 => "GLOBALFOUNDRIES"
3 => "SMIC"
]
"asic.foundry_node" => array:8 [
0 => "TSMC_550"
1 => "TSMC_650"
2 => "TSMC_400"
3 => "UMC_650"
4 => "UMC_550"
5 => "GLOBALFOUNDRIES_400"
6 => "SMIC_400"
7 => "UMC_400"
]
"asic.foundry_node_process" => array:9 [
0 => "TSMC_550_GP"
1 => "TSMC_650_GP"
2 => "TSMC_400_G"
3 => "TSMC_400_LP"
4 => "UMC_650_SP"
5 => "UMC_550_"
6 => "GLOBALFOUNDRIES_400_LP"
7 => "SMIC_400_LL"
8 => "UMC_400_LP"
]
"asic.node" => array:3 [
0 => 550
1 => 650
2 => 400
]
"asic.node_foundry" => array:8 [
0 => "550_TSMC"
1 => "650_TSMC"
2 => "400_TSMC"
3 => "650_UMC"
4 => "550_UMC"
5 => "400_GLOBALFOUNDRIES"
6 => "400_SMIC"
7 => "400_UMC"
]
"blockdiagram" => ""
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1675928537
"id" => "17390"
"keyfeatures" => "<ul><li>? DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes </li><li>? Compatible with JEDEC standard DDR2/DDR3/DDR3U/DDR3L SDRAMs </li><li>? Scalable performance from DDR2-667 through DDR3-1600 </li><li>? Maximum controller clock frequency of 400MHz resulting in maximum SDRAM data rate of 1600 Mbps </li><li>? Data path width scales in 8-bit increments </li><li>? Delivery of product as hardened IP components allows precise control of timing critical delay and skew paths </li><li>? Includes embedded PLL and DDLs necessary to meet timing specifications </li><li>? Multiple memory-rank support, up to four ranks </li><li>? DDR3 PHY-Controller interface runs at 1/4 the memory baud rate, simplifying core logic timing constraints </li><li>? Write leveling delay line (WLDL) to compensate address and control versus data delays of up to 1 clock cycle or 2500ps </li><li>? Write and read bit delay lines (BDLs) compensate per-bit delay skew of up to 600ps at fast PVT; delay resolution approximately 15ps under typical conditions </li><li>? Locally calibrated master and slave delay lines minimize OCV and ACLV effects, and accommodate V, T timing drift; delay resolution approximately 15ps under typical conditions </li><li>? At-speed loopback testing on both the address and data channels </li><li>? Delay line oscillator test mode </li><li>? MUX-scan ATPG</li></ul>"
"keyfeatures_cn" => ""
"keywords" => "DDR3/2"
"logo" => "verisyno-66bb47b55ef5f.webp"
"logo2" => "verisyno-66bb47b55ef5f.webp"
"name" => "asic.node"
"overview" => "The DDR3/2 PHY is a complete mixed-signal IP solution designed to provide DDR 3/2 SDRAM connectivity in a System-On-a-Chip (SOC) design targeted to a specific fabrication process. The DDR3/2 PHY supports a range of DDR3 SDRAM speeds, from DDR3-667 through DDR3-1600, with backward compatibility provided for DDR2-667 through DDR2-1066 devices. Targeted toward supporting x8 and x16 DDR3 SDRAM components, DDR3/2 PHY supports interfaces of varying widths, from a minimum of 8 bits wide, in 8-bit increments. Delivered to customers as hardened IP components— Address/Command, DATX8, and SSTL I/O Library—implementations of the DDR3/2 PHY are compatible with JEDEC DDR2 and DDR3 SDRAMs, helping ensure customer success."
"overview_cn" => ""
"partnumber" => "DDR3/2 PHY"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 486
"provider.name" => "VeriSyno Microelectronics Co., Ltd."
"provider.object" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"provider.priority" => 1
"provider.slug" => "verisyno-microelectronics-co-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>? DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes</li>\n
<li>? Compatible with JEDEC standard DDR2/DDR3/DDR3U/DDR3L SDRAMs</li>\n
<li>? Scalable performance from DDR2-667 through DDR3-1600</li>\n
<li>? Maximum controller clock frequency of 400MHz resulting in maximum SDRAM data rate of 1600 Mbps</li>\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR3/2 PHY"
"shortdescription_cn" => ""
"slug" => "ddr3-2-phy"
"sortable_id" => 17390
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR3/2 PHY VeriSyno Microelectronics Co. Ltd."
"text_low_priority" => "The DDR3/2 PHY is a complete mixed-signal IP solution designed to provide DDR 3/2 SDRAM connectivity in System-On-a-Chip (SOC) design targeted specific fabrication process. supports range of DDR3 speeds from DDR3-667 through DDR3-1600 with backward compatibility provided for DDR2-667 DDR2-1066 devices. Targeted toward supporting x8 and x16 components interfaces varying widths minimum 8 bits wide 8-bit increments. Delivered customers as hardened components— Address/Command DATX8 SSTL I/O Library—implementations the are compatible JEDEC DDR2 SDRAMs helping ensure customer success. DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes Compatible standard DDR2/DDR3/DDR3U/DDR3L Scalable performance Maximum controller clock frequency 400MHz resulting maximum data rate 1600 Mbps Data path width scales increments Delivery product allows precise control timing critical delay skew paths Includes embedded PLL DDLs necessary meet specifications Multiple memory-rank support up four ranks PHY-Controller interface runs at 1/4 memory baud simplifying core logic constraints Write leveling line (WLDL) compensate address versus delays 1 cycle or 2500ps read bit lines (BDLs) per-bit 600ps fast PVT; resolution approximately 15ps under typical conditions Locally calibrated master slave minimize OCV ACLV effects accommodate V T drift; At-speed loopback testing on both channels Delay oscillator test mode MUX-scan ATPG"
"text_medium_priority" => "DDR3/2 "
"updated_at" => 1712746774
]
"highlight" => []
"highlights" => []
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "*"
"per_page" => 10
"q" => "*"
]
"search_cutoff" => false
"search_time_ms" => 0
]
1 => array:8 [
"facet_counts" => array:7 [
0 => array:4 [
"counts" => array:18 [
0 => array:3 [
"count" => 185
"highlighted" => "{"id":45,"name":"True Circuits, Inc.","providerslug":"true-circuits-inc"}"
"value" => "{"id":45,"name":"True Circuits, Inc.","providerslug":"true-circuits-inc"}"
]
1 => array:3 [
"count" => 89
"highlighted" => "{"id":246,"name":"Faraday Technology ","providerslug":"faraday-technology"}"
"value" => "{"id":246,"name":"Faraday Technology ","providerslug":"faraday-technology"}"
]
2 => array:3 [
"count" => 48
"highlighted" => "{"id":5,"name":"Synopsys, Inc.","providerslug":"synopsys-inc"}"
"value" => "{"id":5,"name":"Synopsys, Inc.","providerslug":"synopsys-inc"}"
]
3 => array:3 [
"count" => 12
"highlighted" => "{"id":24,"name":"Cadence Design Systems, Inc.","providerslug":"cadence-design-systems-inc"}"
"value" => "{"id":24,"name":"Cadence Design Systems, Inc.","providerslug":"cadence-design-systems-inc"}"
]
4 => array:3 [
"count" => 6
"highlighted" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"value" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
]
5 => array:3 [
"count" => 4
"highlighted" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
"value" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
]
6 => array:3 [
"count" => 3
"highlighted" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"value" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
]
7 => array:3 [
"count" => 2
"highlighted" => "{"id":488,"name":"SkyeChip","providerslug":"skyechip"}"
"value" => "{"id":488,"name":"SkyeChip","providerslug":"skyechip"}"
]
8 => array:3 [
"count" => 2
"highlighted" => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"}"
"value" => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"}"
]
9 => array:3 [
"count" => 2
"highlighted" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
"value" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
]
10 => array:3 [
"count" => 2
"highlighted" => "{"id":501,"name":"Green Mountain Semiconductor Inc.","providerslug":"green-mountain-semiconductor-inc"}"
"value" => "{"id":501,"name":"Green Mountain Semiconductor Inc.","providerslug":"green-mountain-semiconductor-inc"}"
]
11 => array:3 [
"count" => 1
"highlighted" => "{"id":569,"name":"UniIC","providerslug":"uniic"}"
"value" => "{"id":569,"name":"UniIC","providerslug":"uniic"}"
]
12 => array:3 [
"count" => 1
"highlighted" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
"value" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
]
13 => array:3 [
"count" => 1
"highlighted" => "{"id":416,"name":"VEGA Semiconductor","providerslug":"vega-semiconductor"}"
"value" => "{"id":416,"name":"VEGA Semiconductor","providerslug":"vega-semiconductor"}"
]
14 => array:3 [
"count" => 1
"highlighted" => "{"id":215,"name":"Brite Semiconductor","providerslug":"brite-semiconductor"}"
"value" => "{"id":215,"name":"Brite Semiconductor","providerslug":"brite-semiconductor"}"
]
15 => array:3 [
"count" => 1
"highlighted" => "{"id":205,"name":"M31 Technology Corp.","providerslug":"m31-technology-corp"}"
"value" => "{"id":205,"name":"M31 Technology Corp.","providerslug":"m31-technology-corp"}"
]
16 => array:3 [
"count" => 1
"highlighted" => "{"id":170,"name":"Certus Semiconductor","providerslug":"certus-semiconductor"}"
"value" => "{"id":170,"name":"Certus Semiconductor","providerslug":"certus-semiconductor"}"
]
17 => array:3 [
"count" => 1
"highlighted" => "{"id":462,"name":"KNiulink Semiconductor Ltd.","providerslug":"kniulink-semiconductor-ltd"}"
"value" => "{"id":462,"name":"KNiulink Semiconductor Ltd.","providerslug":"kniulink-semiconductor-ltd"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 18
]
]
1 => array:4 [
"counts" => array:2 [
0 => array:3 [
"count" => 360
"highlighted" => "sip"
"value" => "sip"
]
1 => array:3 [
"count" => 2
"highlighted" => "vip"
"value" => "vip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 2
]
]
2 => array:4 [
"counts" => array:5 [
0 => array:3 [
"count" => 223
"highlighted" => "TSMC"
"value" => "TSMC"
]
1 => array:3 [
"count" => 89
"highlighted" => "UMC"
"value" => "UMC"
]
2 => array:3 [
"count" => 14
"highlighted" => "Samsung"
"value" => "Samsung"
]
3 => array:3 [
"count" => 11
"highlighted" => "GLOBALFOUNDRIES"
"value" => "GLOBALFOUNDRIES"
]
4 => array:3 [
"count" => 2
"highlighted" => "SMIC"
"value" => "SMIC"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 5
]
]
3 => array:4 [
"counts" => array:35 [
0 => array:3 [
"count" => 45
"highlighted" => "TSMC_280"
"value" => "TSMC_280"
]
1 => array:3 [
"count" => 39
"highlighted" => "TSMC_160"
"value" => "TSMC_160"
]
2 => array:3 [
"count" => 38
"highlighted" => "TSMC_400"
"value" => "TSMC_400"
]
3 => array:3 [
"count" => 28
"highlighted" => "UMC_550"
"value" => "UMC_550"
]
4 => array:3 [
"count" => 27
"highlighted" => "UMC_400"
"value" => "UMC_400"
]
5 => array:3 [
"count" => 23
"highlighted" => "TSMC_120"
"value" => "TSMC_120"
]
6 => array:3 [
"count" => 22
"highlighted" => "TSMC_220"
"value" => "TSMC_220"
]
7 => array:3 [
"count" => 21
"highlighted" => "TSMC_50"
"value" => "TSMC_50"
]
8 => array:3 [
"count" => 18
"highlighted" => "TSMC_70"
"value" => "TSMC_70"
]
9 => array:3 [
"count" => 17
"highlighted" => "TSMC_60"
"value" => "TSMC_60"
]
10 => array:3 [
"count" => 11
"highlighted" => "TSMC_40"
"value" => "TSMC_40"
]
11 => array:3 [
"count" => 8
"highlighted" => "UMC_900"
"value" => "UMC_900"
]
12 => array:3 [
"count" => 8
"highlighted" => "UMC_650"
"value" => "UMC_650"
]
13 => array:3 [
"count" => 8
"highlighted" => "UMC_1300"
"value" => "UMC_1300"
]
14 => array:3 [
"count" => 7
"highlighted" => "UMC_280"
"value" => "UMC_280"
]
15 => array:3 [
"count" => 6
"highlighted" => "TSMC_30"
"value" => "TSMC_30"
]
16 => array:3 [
"count" => 6
"highlighted" => "GLOBALFOUNDRIES_120"
"value" => "GLOBALFOUNDRIES_120"
]
17 => array:3 [
"count" => 5
"highlighted" => "UMC_1100"
"value" => "UMC_1100"
]
18 => array:3 [
"count" => 5
"highlighted" => "TSMC_200"
"value" => "TSMC_200"
]
19 => array:3 [
"count" => 5
"highlighted" => "Samsung_80"
"value" => "Samsung_80"
]
20 => array:3 [
"count" => 4
"highlighted" => "Samsung_140"
"value" => "Samsung_140"
]
21 => array:3 [
"count" => 4
"highlighted" => "Samsung_100"
"value" => "Samsung_100"
]
22 => array:3 [
"count" => 3
"highlighted" => "Samsung_70"
"value" => "Samsung_70"
]
23 => array:3 [
"count" => 3
"highlighted" => "Samsung_40"
"value" => "Samsung_40"
]
24 => array:3 [
"count" => 3
"highlighted" => "Samsung_110"
"value" => "Samsung_110"
]
25 => array:3 [
"count" => 2
"highlighted" => "TSMC_550"
"value" => "TSMC_550"
]
26 => array:3 [
"count" => 2
"highlighted" => "SMIC_400"
"value" => "SMIC_400"
]
27 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES_400"
"value" => "GLOBALFOUNDRIES_400"
]
28 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES_220"
"value" => "GLOBALFOUNDRIES_220"
]
29 => array:3 [
"count" => 1
"highlighted" => "TSMC_650"
"value" => "TSMC_650"
]
30 => array:3 [
"count" => 1
"highlighted" => "TSMC_100"
"value" => "TSMC_100"
]
31 => array:3 [
"count" => 1
"highlighted" => "SMIC_650"
"value" => "SMIC_650"
]
32 => array:3 [
"count" => 1
"highlighted" => "TSMC_1300"
"value" => "TSMC_1300"
]
33 => array:3 [
"count" => 1
"highlighted" => "Samsung_50"
"value" => "Samsung_50"
]
34 => array:3 [
"count" => 1
"highlighted" => "GLOBALFOUNDRIES_140"
"value" => "GLOBALFOUNDRIES_140"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 35
]
]
4 => array:4 [
"counts" => array:35 [
0 => array:3 [
"count" => 45
"highlighted" => "280_TSMC"
"value" => "280_TSMC"
]
1 => array:3 [
"count" => 39
"highlighted" => "160_TSMC"
"value" => "160_TSMC"
]
2 => array:3 [
"count" => 38
"highlighted" => "400_TSMC"
"value" => "400_TSMC"
]
3 => array:3 [
"count" => 28
"highlighted" => "550_UMC"
"value" => "550_UMC"
]
4 => array:3 [
"count" => 27
"highlighted" => "400_UMC"
"value" => "400_UMC"
]
5 => array:3 [
"count" => 23
"highlighted" => "120_TSMC"
"value" => "120_TSMC"
]
6 => array:3 [
"count" => 22
"highlighted" => "220_TSMC"
"value" => "220_TSMC"
]
7 => array:3 [
"count" => 21
"highlighted" => "50_TSMC"
"value" => "50_TSMC"
]
8 => array:3 [
"count" => 18
"highlighted" => "70_TSMC"
"value" => "70_TSMC"
]
9 => array:3 [
"count" => 17
"highlighted" => "60_TSMC"
"value" => "60_TSMC"
]
10 => array:3 [
"count" => 11
"highlighted" => "40_TSMC"
"value" => "40_TSMC"
]
11 => array:3 [
"count" => 8
"highlighted" => "900_UMC"
"value" => "900_UMC"
]
12 => array:3 [
"count" => 8
"highlighted" => "650_UMC"
"value" => "650_UMC"
]
13 => array:3 [
"count" => 8
"highlighted" => "1300_UMC"
"value" => "1300_UMC"
]
14 => array:3 [
"count" => 7
"highlighted" => "280_UMC"
"value" => "280_UMC"
]
15 => array:3 [
"count" => 6
"highlighted" => "30_TSMC"
"value" => "30_TSMC"
]
16 => array:3 [
"count" => 6
"highlighted" => "120_GLOBALFOUNDRIES"
"value" => "120_GLOBALFOUNDRIES"
]
17 => array:3 [
"count" => 5
"highlighted" => "200_TSMC"
"value" => "200_TSMC"
]
18 => array:3 [
"count" => 5
"highlighted" => "1100_UMC"
"value" => "1100_UMC"
]
19 => array:3 [
"count" => 5
"highlighted" => "80_Samsung"
"value" => "80_Samsung"
]
20 => array:3 [
"count" => 4
"highlighted" => "140_Samsung"
"value" => "140_Samsung"
]
21 => array:3 [
"count" => 4
"highlighted" => "100_Samsung"
"value" => "100_Samsung"
]
22 => array:3 [
"count" => 3
"highlighted" => "70_Samsung"
"value" => "70_Samsung"
]
23 => array:3 [
"count" => 3
"highlighted" => "40_Samsung"
"value" => "40_Samsung"
]
24 => array:3 [
"count" => 3
"highlighted" => "110_Samsung"
"value" => "110_Samsung"
]
25 => array:3 [
"count" => 2
"highlighted" => "550_TSMC"
"value" => "550_TSMC"
]
26 => array:3 [
"count" => 2
"highlighted" => "400_SMIC"
"value" => "400_SMIC"
]
27 => array:3 [
"count" => 2
"highlighted" => "400_GLOBALFOUNDRIES"
"value" => "400_GLOBALFOUNDRIES"
]
28 => array:3 [
"count" => 2
"highlighted" => "220_GLOBALFOUNDRIES"
"value" => "220_GLOBALFOUNDRIES"
]
29 => array:3 [
"count" => 1
"highlighted" => "650_TSMC"
"value" => "650_TSMC"
]
30 => array:3 [
"count" => 1
"highlighted" => "650_SMIC"
"value" => "650_SMIC"
]
31 => array:3 [
"count" => 1
"highlighted" => "100_TSMC"
"value" => "100_TSMC"
]
32 => array:3 [
"count" => 1
"highlighted" => "1300_TSMC"
"value" => "1300_TSMC"
]
33 => array:3 [
"count" => 1
"highlighted" => "50_Samsung"
"value" => "50_Samsung"
]
34 => array:3 [
"count" => 1
"highlighted" => "140_GLOBALFOUNDRIES"
"value" => "140_GLOBALFOUNDRIES"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 35
]
]
5 => array:4 [
"counts" => array:20 [
0 => array:3 [
"count" => 63
"highlighted" => "400"
"value" => "400"
]
1 => array:3 [
"count" => 52
"highlighted" => "280"
"value" => "280"
]
2 => array:3 [
"count" => 39
"highlighted" => "160"
"value" => "160"
]
3 => array:3 [
"count" => 29
"highlighted" => "550"
"value" => "550"
]
4 => array:3 [
"count" => 29
"highlighted" => "120"
"value" => "120"
]
5 => array:3 [
"count" => 24
"highlighted" => "220"
"value" => "220"
]
6 => array:3 [
"count" => 22
"highlighted" => "50"
"value" => "50"
]
7 => array:3 [
"count" => 21
"highlighted" => "70"
"value" => "70"
]
8 => array:3 [
"count" => 17
"highlighted" => "60"
"value" => "60"
]
9 => array:3 [
"count" => 14
"highlighted" => "40"
"value" => "40"
]
10 => array:3 [
"count" => 9
"highlighted" => "650"
"value" => "650"
]
11 => array:3 [
"count" => 9
"highlighted" => "1300"
"value" => "1300"
]
12 => array:3 [
"count" => 8
"highlighted" => "900"
"value" => "900"
]
13 => array:3 [
"count" => 6
"highlighted" => "30"
"value" => "30"
]
14 => array:3 [
"count" => 5
"highlighted" => "80"
"value" => "80"
]
15 => array:3 [
"count" => 5
"highlighted" => "200"
"value" => "200"
]
16 => array:3 [
"count" => 5
"highlighted" => "140"
"value" => "140"
]
17 => array:3 [
"count" => 5
"highlighted" => "100"
"value" => "100"
]
18 => array:3 [
"count" => 5
"highlighted" => "1100"
"value" => "1100"
]
19 => array:3 [
"count" => 3
"highlighted" => "110"
"value" => "110"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 292.48648648649
"max" => 1300.0
"min" => 30.0
"sum" => 108220.0
"total_values" => 20
]
]
6 => array:4 [
"counts" => []
"field_name" => "taxo5"
"sampled" => false
"stats" => array:1 [
"total_values" => 0
]
]
]
"found" => 362
"hits" => array:10 [
0 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/8980/icon_2025-09-29-151315-68da85f7ba2a3.png.webp"
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1454498865
"id" => "8980"
"keyfeatures" => """
<p><strong>DDR Controller</strong></p>\r\n
\r\n
<ul>\r\n
\t<li>Highly flexible and customizable DFI 4.0 compliant DDR controller architecture</li>\r\n
\t<li>Supports up to 32 target interfaces including AXI, AHB and FIFO-based interfaces</li>\r\n
\t<li>User-customizable arbiter (scheduler)</li>\r\n
</ul>\r\n
\r\n
<p><strong>DDR PHY</strong></p>\r\n
\r\n
<ul>\r\n
\t<li>Supports multi-rank DRAM variation compensation</li>\r\n
\t<li>Comprehensive DDR protocol training\r\n
\t<ul>\r\n
\t\t<li>CA training</li>\r\n
\t\t<li>DQ read training</li>\r\n
\t\t<li>DQ write training</li>\r\n
\t\t<li>Write leveling</li>\r\n
\t\t<li>Vref training</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>PHY is DFI 4.0 compatible and backwards-compatible to earlier DFI standards for simplified integration with existing\r\n
\t<ul>\r\n
\t\t<li>DFI-compliant Controllers</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>PHY includes DSCL technology\r\n
\t<ul>\r\n
\t\t<li>Automatically compensates for DDR interface timing due to static (process-related) variations and dynamic variations due to operating temperature, voltage, and data patterns</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>PHY includes DABC technology\r\n
\t<ul>\r\n
\t\t<li>Automatically compensates for bit-bit skew within each byte lane</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>DSCL delivers lowest PHY latency of 0.5 – 1 clock cycles</li>\r\n
\t<li>Fast and simple system bring-up via DSCL hardware routine</li>\r\n
\t<li>ATC(Auto Tracking and Compensation) technology\r\n
\t<ul>\r\n
\t\t<li>DLL's ATC</li>\r\n
\t\t<li>Round-Trip's ATC</li>\r\n
\t\t<li>Read-DQ-Eye's ATC</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>Improved long term system reliability</li>\r\n
\t<li>Flexible, rectilinear PHY layout offers industry’s smallest PHY area and is hardened to match IO pad frame</li>\r\n
\t<li>PHY (and optionally IO) configured as drop-in hard macro for easy implementation</li>\r\n
\t<li>Combo PHY options include:\r\n
\t<ul>\r\n
\t\t<li>DDR2/DDR3 PHY Combo</li>\r\n
\t\t<li>LPDDR2/DDR3 PHY Combo</li>\r\n
\t\t<li>LPDDR2/LPDDR3/DDR3 PHY Combo</li>\r\n
\t\t<li>DDR3/DDR4 PHY Combo</li>\r\n
\t\t<li>LPDDR34/DDR34 PHY Combo </li>\r\n
\t\t<li>LPDDR3/4 + DDR4 PHY Combo</li>\r\n
\t\t<li>LPDDR34(x)/DDR4 PHY Combo</li>\r\n
\t\t<li>DDR4 PHY</li>\r\n
\t</ul>\r\n
\t</li>\r\n
</ul>\r\n
\r\n
<p><strong>DDR I/O</strong></p>\r\n
\r\n
<ul>\r\n
\t<li>High performance, low jitter DDR IO</li>\r\n
\t<li>Low power / small footprint</li>\r\n
\t<li>Silicon proven</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "DDR3 PHY, DDR4 PHY, LPDDR3 PHY LPDDR4 PHY, 28nm, 28nm HK"
"logo" => "britesemi-66bb478148b39.webp"
"logo2" => "britesemi-66bb478148b39.webp"
"name" => "asic.node"
"overview" => "<p>Brite provides a complete DDR subsystem including not only controller, PHY and IO, but also corresponding tuning and configuration software. And this solution can support LPDDR2, DDR3, LPDDR3, DDR4 and LPDDR4/4x combo PHY with the data rate from 667Mbps to 4266Mbps. YouPHY-DDR delivers a combination of DDR high speed and low power performance. With dynamic self-calibrating logic (DSCL) and dynamic adaptive bit calibration (DABC) technology, YouDDR can automatically compensate chip/package/board/memory PVT variation and bit-bit skew. YouDDR delivers higher DDR performance, smaller area and shorter time-to-market.</p>"
"overview_cn" => ""
"partnumber" => "YouDDR"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 215
"provider.name" => "Brite Semiconductor"
"provider.object" => "{"id":215,"name":"Brite Semiconductor","providerslug":"brite-semiconductor"}"
"provider.priority" => 1
"provider.slug" => "brite-semiconductor"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Brite provides a complete DDR subsystem including not only controller, PHY and IO, but also corresponding tuning and configuration software. And this solution can support LPDDR2, DDR3, LPDDR3, DDR4 and LPDDR4/4x combo PHY with the data rate from 667Mbps to 4266Mbps.</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "High Speed DDR Interface Solution"
"shortdescription_cn" => ""
"slug" => "high-speed-ddr-interface-solution-ip"
"sortable_id" => 8980
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "YouDDR High Speed DDR Interface Solution Brite Semiconductor"
"text_low_priority" => """
Brite provides a complete DDR subsystem including not only controller PHY and IO but also corresponding tuning configuration software. And this solution can support LPDDR2 DDR3 LPDDR3 DDR4 LPDDR4/4x combo with the data rate from 667Mbps to 4266Mbps. YouPHY-DDR delivers combination of high speed low power performance. With dynamic self-calibrating logic (DSCL) adaptive bit calibration (DABC) technology YouDDR automatically compensate chip/package/board/memory PVT variation bit-bit skew. higher performance smaller area shorter time-to-market. Controller\r\n
\r\n
\r\n
\tHighly flexible customizable DFI 4.0 compliant architecture\r\n
\tSupports up 32 target interfaces AXI AHB FIFO-based interfaces\r\n
\tUser-customizable arbiter (scheduler)\r\n
\r\n
\r\n
DDR PHY\r\n
\r\n
\r\n
\tSupports multi-rank DRAM compensation\r\n
\tComprehensive protocol training\r\n
\t\r\n
\t\tCA training\r\n
\t\tDQ read write training\r\n
\t\tWrite leveling\r\n
\t\tVref training\r\n
\t\r\n
\t\r\n
\tPHY is compatible backwards-compatible earlier standards for simplified integration existing\r\n
\t\r\n
\t\tDFI-compliant Controllers\r\n
\t\r\n
\t\r\n
\tPHY includes DSCL technology\r\n
\t\r\n
\t\tAutomatically compensates interface timing due static (process-related) variations operating temperature voltage patterns\r\n
\t\r\n
\t\r\n
\tPHY DABC skew within each byte lane\r\n
\t\r\n
\t\r\n
\tDSCL lowest latency 0.5 – 1 clock cycles\r\n
\tFast simple system bring-up via hardware routine\r\n
\tATC(Auto Tracking Compensation) technology\r\n
\t\r\n
\t\tDLL's ATC\r\n
\t\tRound-Trip's ATC\r\n
\t\tRead-DQ-Eye's ATC\r\n
\t\r\n
\t\r\n
\tImproved long term reliability\r\n
\tFlexible rectilinear layout offers industry’s smallest hardened match pad frame\r\n
\tPHY (and optionally IO) configured as drop-in hard macro easy implementation\r\n
\tCombo options include:\r\n
\t\r\n
\t\tDDR2/DDR3 Combo\r\n
\t\tLPDDR2/DDR3 Combo\r\n
\t\tLPDDR2/LPDDR3/DDR3 Combo\r\n
\t\tDDR3/DDR4 Combo\r\n
\t\tLPDDR34/DDR34 Combo \r\n
\t\tLPDDR3/4 + Combo\r\n
\t\tLPDDR34(x)/DDR4 Combo\r\n
\t\tDDR4 PHY\r\n
\t\r\n
\t\r\n
\r\n
\r\n
DDR I/O\r\n
\r\n
\r\n
\tHigh jitter IO\r\n
\tLow / small footprint\r\n
\tSilicon proven\r\n
"""
"text_medium_priority" => "DDR3 PHY DDR4 LPDDR3 LPDDR4 28nm HK"
"updated_at" => 1759151635
]
"highlight" => []
"highlights" => []
]
1 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/23292/icon_ddr5-block-diagram-6850205ba6d9d.png.webp"
"category.id" => array:2 [
0 => 365
1 => 342
]
"category.name" => array:2 [
0 => "DDR5 Controller IP"
1 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1750088827
"id" => "23292"
"keyfeatures" => """
<p><strong>PHY</strong></p>\r\n
\r\n
<ul>\r\n
\t<li>Includes DDR5 training with write-leveling and data-eye training, and I/O pads with impedance calibration logic and data retention capability</li>\r\n
\t<li>Programmable per-bit (PVT compensated) deskew on read and write data paths</li>\r\n
\t<li>RX and TX equalization for heavily loaded systems</li>\r\n
\t<li>Microcontroller-based PHY-independent advanced training that provides flexibility</li>\r\n
\t<li>Low latency for data-intensive applications</li>\r\n
\t<li>Signal integrity, board, and package design guidelines</li>\r\n
</ul>\r\n
\r\n
<p><strong>Controller</strong></p>\r\n
\r\n
<ul>\r\n
\t<li>QoS features allow command prioritization on Arm AMBA 4 AXI and CHI interfaces</li>\r\n
\t<li>Memory controller interface complies with DFI standards up to version 5.1</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "tality-66bb475ed438e.webp"
"logo2" => "tality-66bb475ed438e.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Leading-edge IP for high-performance multi-channel memory systems</strong></p>\r\n
\r\n
<p>The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM. The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.</p>\r\n
\r\n
<p>The DDR5 MRDIMM Gen2 IP system solution is available today, ready to enable advanced SoCs with flexible floorplan design options, while at the same time, the architecture allows fine-tuning of power and performance based on individual application requirements.</p>\r\n
\r\n
<p>Cadence supports your SoC/IP integration and development with EDA tools, Verification IP (VIP), and Rapid System Bring-Up software.</p>
"""
"overview_cn" => ""
"partnumber" => "DDR5 MRDIMM PHY and Controller"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 24
"provider.name" => "Cadence Design Systems, Inc."
"provider.object" => "{"id":24,"name":"Cadence Design Systems, Inc.","providerslug":"cadence-design-systems-inc"}"
"provider.priority" => 1501
"provider.slug" => "cadence-design-systems-inc"
"published_as_new_at" => 1751380980
"seofeatures" => """
<ul>\r\n
\t<li>The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM.</li>\r\n
\t<li>The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR5 MRDIMM PHY and Controller"
"shortdescription_cn" => ""
"slug" => "ddr5-mrdimm-phy-and-controller-ip"
"sortable_id" => 23292
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:2 [
0 => 365
1 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR5 MRDIMM PHY and Controller Cadence Design Systems Inc."
"text_low_priority" => """
Leading-edge IP for high-performance multi-channel memory systems\r\n
\r\n
The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller system solutions double the performance of DRAM. The DDDR5 design architecture address need greater bandwidth to accommodate unprecedented AI processing demands in enterprise data center applications including cloud.\r\n
\r\n
The solution is available today ready enable advanced SoCs with flexible floorplan options while at same time allows fine-tuning power based on individual application requirements.\r\n
\r\n
Cadence supports your SoC/IP integration development EDA tools Verification (VIP) Rapid System Bring-Up software. PHY\r\n
\r\n
\r\n
\tIncludes training write-leveling data-eye I/O pads impedance calibration logic retention capability\r\n
\tProgrammable per-bit (PVT compensated) deskew read write paths\r\n
\tRX TX equalization heavily loaded systems\r\n
\tMicrocontroller-based PHY-independent that provides flexibility\r\n
\tLow latency data-intensive applications\r\n
\tSignal integrity board package guidelines\r\n
\r\n
\r\n
Controller\r\n
\r\n
\r\n
\tQoS features allow command prioritization Arm AMBA 4 AXI CHI interfaces\r\n
\tMemory interface complies DFI standards up version 5.1\r\n
"""
"text_medium_priority" => ""
"updated_at" => 1750089692
]
"highlight" => []
"highlights" => []
]
2 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/18263/icon_psram-rpc-phy-controller-67eed26dad084.jpg.webp"
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1706152308
"id" => "18263"
"keyfeatures" => """
<ul>\r\n
\t<li>PSRAM:\r\n
\t<ul>\r\n
\t\t<li>Supports rates from 200Mbps up to 1600Mbps</li>\r\n
\t\t<li>x8/x16 data bus width extendable</li>\r\n
\t\t<li>1.8V/2.5V IO devices</li>\r\n
\t\t<li>Multiple drive strengths adjustable</li>\r\n
\t\t<li>Supports read and write timing adjustments with soft calibration</li>\r\n
\t\t<li>Low latency with programmable timings for secure data handling</li>\r\n
\t\t<li>Per bit de-skew support for high speed</li>\r\n
\t\t<li>Supports point-to-point memory sub-systems and multi-rank</li>\r\n
\t\t<li>Supports ZQ calibration to calibrate driver output resistance and on-die termination resistance</li>\r\n
\t\t<li>PVT compensation and timing calibration for all corner reliability</li>\r\n
\t\t<li>At speed BIST, scan insertion</li>\r\n
\t\t<li>Various power-down modes for low power including self-refresh support</li>\r\n
\t\t<li>Low jitter with superior noise rejection</li>\r\n
\t\t<li>APB Port register access interface</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>RPC:\r\n
\t<ul>\r\n
\t\t<li>Fully compliant with standards</li>\r\n
\t\t<li>Compliant with DFI specification with the clock rate ratio of 1:2 between controller and PHY</li>\r\n
\t\t<li>Controller CPU bus core could be carried on AXI bus interface</li>\r\n
\t\t<li>Supports 4-port switching with respective FIFO set space for each AXI port</li>\r\n
\t\t<li>Automatic initialization and refresh procedure</li>\r\n
\t\t<li>Pipeline design enables high clock rates with minimal routing constraints</li>\r\n
\t\t<li>Run-time configurable timing parameters</li>\r\n
\t\t<li>Supports RPC device self-refresh and half-refresh mode</li>\r\n
\t\t<li>Source code license available in Verilog HDL</li>\r\n
\t\t<li>Core data path tailored to FPGA family and/or ASIC library</li>\r\n
\t</ul>\r\n
\t</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "innosilicon23-66bb477a768e8.webp"
"logo2" => "innosilicon23-66bb477a768e8.webp"
"name" => "asic.node"
"overview" => """
<p>The DDR IP Mixed-Signal MR PSRAM PHY and RPC PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible PSRAM/RPC devices. It is optimized for low-power and high-speed applications with robust timing and small silicon area. The PSRAM PHY supports AP memory UHS/OPI PSRAM components on the market, and the RPC PHY supports ETRON components on the market. The PHY components contain PSRAM-/RPC-specialized IO devices for utility and functionality, critical timing synchronization module (TSM), low-jitter PLL, the TX, and RX logic control for the interface.</p>\r\n
\r\n
<p>The’s comprehensive product portfolio also includes full GDS delivery, signal integrity and power integrity (SI/PI) analysis, verification models, prototyping support, and simulation tools. These offerings empower customers to accelerate development cycles, ensure robust performance, and stay ahead in the competitive landscape of high-performance memory solutions.</p>
"""
"overview_cn" => ""
"partnumber" => "PSRAM/RPC PHY & Controller"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 178
"provider.name" => "Innosilicon Technology Ltd"
"provider.object" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
"provider.priority" => 201
"provider.slug" => "innosilicon-technology-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>The DDR IP Mixed-Signal MR PSRAM PHY and RPC PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible PSRAM/RPC devices</li>\r\n
\t<li>It is optimized for low-power and high-speed applications with robust timing and small silicon area</li>\r\n
\t<li>The PSRAM PHY supports AP memory UHS/OPI PSRAM components on the market, and the RPC PHY supports ETRON components on the market</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "PSRAM/RPC PHY & Controller"
"shortdescription_cn" => ""
"slug" => "psram-rpc-phy-controller-ip"
"sortable_id" => 18263
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PSRAM/RPC PHY & Controller Innosilicon Technology Ltd"
"text_low_priority" => """
The DDR IP Mixed-Signal MR PSRAM PHY and RPC provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible PSRAM/RPC devices. It is optimized low-power high-speed applications with robust timing small silicon area. supports AP memory UHS/OPI components on the market ETRON market. contain PSRAM-/RPC-specialized IO devices utility functionality critical synchronization module (TSM) low-jitter PLL TX RX logic control interface.\r\n
\r\n
The’s comprehensive product portfolio also includes full GDS delivery signal integrity power (SI/PI) analysis verification models prototyping support simulation tools. These offerings empower customers accelerate development cycles ensure performance stay ahead in competitive landscape of high-performance solutions. \r\n
\tPSRAM:\r\n
\t\r\n
\t\tSupports rates from 200Mbps up 1600Mbps\r\n
\t\tx8/x16 data bus width extendable\r\n
\t\t1.8V/2.5V devices\r\n
\t\tMultiple drive strengths adjustable\r\n
\t\tSupports read write adjustments soft calibration\r\n
\t\tLow latency programmable timings secure handling\r\n
\t\tPer bit de-skew high speed\r\n
\t\tSupports point-to-point sub-systems multi-rank\r\n
\t\tSupports ZQ calibration calibrate driver output resistance on-die termination resistance\r\n
\t\tPVT compensation all corner reliability\r\n
\t\tAt speed BIST scan insertion\r\n
\t\tVarious power-down modes low including self-refresh support\r\n
\t\tLow jitter superior noise rejection\r\n
\t\tAPB Port register interface\r\n
\t\r\n
\t\r\n
\tRPC:\r\n
\t\r\n
\t\tFully compliant standards\r\n
\t\tCompliant DFI specification clock rate ratio 1:2 between controller PHY\r\n
\t\tController CPU core could be carried AXI interface\r\n
\t\tSupports 4-port switching respective FIFO set space each port\r\n
\t\tAutomatic initialization refresh procedure\r\n
\t\tPipeline design enables minimal routing constraints\r\n
\t\tRun-time configurable parameters\r\n
\t\tSupports device half-refresh mode\r\n
\t\tSource code license available Verilog HDL\r\n
\t\tCore path tailored FPGA family and/or ASIC library\r\n
\t\r\n
\t\r\n
"""
"text_medium_priority" => ""
"updated_at" => 1743714121
]
"highlight" => []
"highlights" => []
]
3 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/14756/icon_gddr6x-6-phy-controller-67eed269bff06.png.webp"
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1618226064
"id" => "14756"
"keyfeatures" => """
<ul>\r\n
\t<li>Data rate up to 20Gbps (GDDR6) and 24Gbps (GDDR6X)</li>\r\n
\t<li>Pseudo open drain (POD‐135) compatible outputs</li>\r\n
\t<li>Driver strength and ODT auto calibration</li>\r\n
\t<li>PHY independent auto/software Command Address Training</li>\r\n
\t<li>PHY independent auto WCK2CK/Read/Write Training</li>\r\n
\t<li>PHY independent software Read/Write Training</li>\r\n
\t<li>PHY independent RX VREF Training</li>\r\n
\t<li>Supports WDBI/RDBI/CABI functions</li>\r\n
\t<li>Supports EDC QDR/DDR modes</li>\r\n
\t<li>Rx DFE for data inputs, with receiver characteristics programmable per pin</li>\r\n
\t<li>Supports both Write and Read CRC</li>\r\n
\t<li>Per bit Tx and Rx data phase delay and VREF adjustment</li>\r\n
\t<li>Internal high-performance low-jitter PLL</li>\r\n
\t<li>Tx de-emphasis EQ and Rx DFE EQ to improve signal integrity</li>\r\n
\t<li>Supports both Quad data rate (QDR) and double data rate (DDR) data (WCK) modes</li>\r\n
\t<li>Supports dynamic Read Training/Write Training with auto-refresh synchronization function</li>\r\n
\t<li>Accommodates Voltage/Temperature timing drift</li>\r\n
\t<li>Supports independent TX/RX/CMD delay line</li>\r\n
\t<li>Supports FR4 PCB material</li>\r\n
\t<li>Optional package/PCB design and SIPI analysis service</li>\r\n
\t<li>Supports Micron, Samsung, Hynix memory devices</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "innosilicon23-66bb477a768e8.webp"
"logo2" => "innosilicon23-66bb477a768e8.webp"
"name" => "asic.node"
"overview" => """
<p>The GDDR6X/6 PHY is fully compliant with the JEDEC GDDR6X/6 standard, supporting data rates of up to 20Gbps per pin for PAM2 GDDR6 mode and 24Gbps for PAM4 GDDR6X mode. The GDDR6X/6 interface supports 2 channels, each with 16 bits for a total data width of 32 bits per memory device. With a maximum speed of 20/24Gbps per pin, The GDDR6X/6 Combo PHY delivers a peak bandwidth of up to 80GB/s or 96GB/s per memory device. Designed for advanced FinFET process nodes, this PHY is optimized for seamless integration into cutting-edge applications.</p>\r\n
\r\n
<p>The comprehensive product portfolio also includes full GDS delivery, signal integrity and power integrity (SI/PI) analysis, verification models, prototyping support, and simulation tools. These offerings empower customers to accelerate development cycles, ensure robust performance, and stay ahead in the competitive landscape of high-performance memory solutions.</p>
"""
"overview_cn" => ""
"partnumber" => "GDDR6X/6 PHY & Controller"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 178
"provider.name" => "Innosilicon Technology Ltd"
"provider.object" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
"provider.priority" => 201
"provider.slug" => "innosilicon-technology-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>The GDDR6X/6 PHY is fully compliant with the JEDEC GDDR6X/6 standard, supporting data rates of up to 20Gbps per pin for PAM2 GDDR6 mode and 24Gbps for PAM4 GDDR6X mode</li>\r\n
\t<li>The GDDR6X/6 interface supports 2 channels, each with 16 bits for a total data width of 32 bits per memory device</li>\r\n
\t<li>With a maximum speed of 20/24Gbps per pin, The GDDR6X/6 Combo PHY delivers a peak bandwidth of up to 80GB/s or 96GB/s per memory device</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "GDDR6X/6 Combo PHY & Controller"
"shortdescription_cn" => ""
"slug" => "gddr6x-6-phy-controller-ip"
"sortable_id" => 14756
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "GDDR6X/6 PHY & Controller Combo Innosilicon Technology Ltd"
"text_low_priority" => """
The GDDR6X/6 PHY is fully compliant with the JEDEC standard supporting data rates of up to 20Gbps per pin for PAM2 GDDR6 mode and 24Gbps PAM4 GDDR6X mode. interface supports 2 channels each 16 bits a total width 32 memory device. With maximum speed 20/24Gbps Combo delivers peak bandwidth 80GB/s or 96GB/s Designed advanced FinFET process nodes this optimized seamless integration into cutting-edge applications.\r\n
\r\n
The comprehensive product portfolio also includes full GDS delivery signal integrity power (SI/PI) analysis verification models prototyping support simulation tools. These offerings empower customers accelerate development cycles ensure robust performance stay ahead in competitive landscape high-performance solutions. \r\n
\tData rate (GDDR6) (GDDR6X)\r\n
\tPseudo open drain (POD‐135) compatible outputs\r\n
\tDriver strength ODT auto calibration\r\n
\tPHY independent auto/software Command Address Training\r\n
\tPHY WCK2CK/Read/Write software Read/Write RX VREF Training\r\n
\tSupports WDBI/RDBI/CABI functions\r\n
\tSupports EDC QDR/DDR modes\r\n
\tRx DFE inputs receiver characteristics programmable pin\r\n
\tSupports both Write Read CRC\r\n
\tPer bit Tx Rx phase delay adjustment\r\n
\tInternal low-jitter PLL\r\n
\tTx de-emphasis EQ improve integrity\r\n
\tSupports Quad (QDR) double (DDR) (WCK) modes\r\n
\tSupports dynamic Training/Write Training auto-refresh synchronization function\r\n
\tAccommodates Voltage/Temperature timing drift\r\n
\tSupports TX/RX/CMD line\r\n
\tSupports FR4 PCB material\r\n
\tOptional package/PCB design SIPI service\r\n
\tSupports Micron Samsung Hynix devices\r\n
"""
"text_medium_priority" => ""
"updated_at" => 1743712652
]
"highlight" => []
"highlights" => []
]
4 => array:3 [
"document" => array:48 [
"asic.foundry" => array:1 [
0 => "TSMC"
]
"asic.foundry_node" => array:1 [
0 => "TSMC_120"
]
"asic.foundry_node_process" => array:1 [
0 => "TSMC_120_"
]
"asic.node" => array:1 [
0 => 120
]
"asic.node_foundry" => array:1 [
0 => "120_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/14488/icon_gddr6-phy-ip-for-12nm-66bb77fb7f384.png.webp"
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1612320346
"id" => "14488"
"keyfeatures" => """
<ul>\r\n
\t<li>DRAM supports\r\n
\t<ul>\r\n
\t\t<li>JEDEC JESD250 compliant GDDR6 support</li>\r\n
\t\t<li>X16 mode, X8 mode, and pseudo-channel mode</li>\r\n
\t\t<li>Low-frequency RDQS mode support</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>High Performance\r\n
\t<ul>\r\n
\t\t<li>Channel equalization with FFE, CTLE, and DFE</li>\r\n
\t\t<li>Continuous IO impedance and timing phase updates with no traffic interruption</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>DFT Features\r\n
\t<ul>\r\n
\t\t<li>IO internal/external loopback</li>\r\n
\t\t<li>Integrated PRBS generator/checker</li>\r\n
\t\t<li>IO bypass mode for internal clock observation</li>\r\n
\t\t<li>Analog test ports for internal analog signals observation</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>Special Features\r\n
\t<ul>\r\n
\t\t<li>PHY independent initialization of DRAM and training – no memory controller involved</li>\r\n
\t</ul>\r\n
\t</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "GDDR6,GDDR,12nm PHY,OPHY"
"logo" => "openedges23-66bb47982c291.webp"
"logo2" => "openedges23-66bb47982c291.webp"
"name" => "asic.node"
"overview" => """
<p>OPENEDGES, the memory system IP provider, including DDR memory controller, DDR PHY, on-chip interconnect, and NPU IP together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance and low latency. OPENEDGES' integrated IP solutions are market and silicon-proven, featuring advanced architectures and proprietary technologies that enable customers to shorten their design and verification processes.<br />\r\n
<br />\r\n
The GDDR6 OPHY utilizes state-of-the-art architecture in full custom analog mixed-signal design to overcome the problem of long-term impedance drift and clock phase drift, allowing impedance and clock phase updates without interrupting data traffic. The programmable timing PHY boundary combines flexibility with analog precision, and the result is ultra-low PHY read/write latency between OMC and the GDDR6 DRAM without sacrificing performance.<br />\r\n
<br />\r\n
The GDDR6 OPHY was designed at the system level with minimal package substrate layer and PCB layer count in mind. This enables the integration of a GDDR6 memory sub-system solution in cost-sensitive applications, such as consumer edge devices, AI, GPU, HPC, STB, SSD controllers, and application processors.</p>
"""
"overview_cn" => ""
"partnumber" => "OPHY_GDDR6"
"priority" => 16
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 336
"provider.name" => "OPENEDGES Technology, Inc."
"provider.object" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
"provider.priority" => 421
"provider.slug" => "openedges-technology-inc"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>JEDEC JESD250 compliant GDDR6 support</li>\r\n
\t<li>X16 mode, X8 mode, and pseudo-channel mode</li>\r\n
\t<li>Low frequency RDQS mode support</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "GDDR6 PHY IP for 12nm"
"shortdescription_cn" => ""
"slug" => "gddr6-phy-ip-for-12nm"
"sortable_id" => 14488
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "OPHY_GDDR6 GDDR6 PHY IP for 12nm OPENEDGES Technology Inc."
"text_low_priority" => """
OPENEDGES the memory system IP provider including DDR controller PHY on-chip interconnect and NPU together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance low latency. OPENEDGES' solutions market silicon-proven featuring advanced architectures proprietary technologies that enable customers shorten their design verification processes.\r\n
\r\n
The GDDR6 OPHY utilizes state-of-the-art architecture in full custom analog mixed-signal overcome problem of long-term impedance drift clock phase allowing updates without interrupting data traffic. The programmable timing boundary combines flexibility with precision result is ultra-low read/write latency between OMC DRAM sacrificing performance.\r\n
\r\n
The was designed at level minimal package substrate layer PCB count mind. This enables integration a sub-system cost-sensitive applications such consumer edge devices AI GPU HPC STB SSD controllers application processors. \r\n
\tDRAM supports\r\n
\t\r\n
\t\tJEDEC JESD250 compliant support\r\n
\t\tX16 mode X8 pseudo-channel mode\r\n
\t\tLow-frequency RDQS support\r\n
\t\r\n
\t\r\n
\tHigh Performance\r\n
\t\r\n
\t\tChannel equalization FFE CTLE DFE\r\n
\t\tContinuous IO no traffic interruption\r\n
\t\r\n
\t\r\n
\tDFT Features\r\n
\t\r\n
\t\tIO internal/external loopback\r\n
\t\tIntegrated PRBS generator/checker\r\n
\t\tIO bypass internal observation\r\n
\t\tAnalog test ports signals observation\r\n
\t\r\n
\t\r\n
\tSpecial Features\r\n
\t\r\n
\t\tPHY initialization training – involved\r\n
\t\r\n
\t\r\n
"""
"text_medium_priority" => "GDDR6 GDDR 12nm PHY OPHY "
"updated_at" => 1743333247
]
"highlight" => []
"highlights" => []
]
5 => array:3 [
"document" => array:48 [
"asic.foundry" => array:1 [
0 => "Samsung"
]
"asic.foundry_node" => array:1 [
0 => "Samsung_50"
]
"asic.foundry_node_process" => array:1 [
0 => "Samsung_50_"
]
"asic.node" => array:1 [
0 => 50
]
"asic.node_foundry" => array:1 [
0 => "50_Samsung"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/18015/icon_lpddr5x-5-4x-4-combo-phy-at-samsung-sf5a-66bb933c86379.png.webp"
"category.id" => array:2 [
0 => 206
1 => 342
]
"category.name" => array:2 [
0 => "DRAM IP"
1 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1694683864
"id" => "18015"
"keyfeatures" => """
<ul>\r\n
\t<li>Compliant for JEDEC standards for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>DFI 5.1 specification PHY Interface Compliant</li>\r\n
\t<li>Support up to 4 ranks</li>\r\n
\t<li>x16 and x32 channel support</li>\r\n
\t<li>Multiple frequency states</li>\r\n
\t<li>DQ Vref training supported</li>\r\n
\t<li>PHY independent training and DRAM initialization\r\n
\t<ul>\r\n
\t\t<li>Firmware (FW) based training</li>\r\n
\t\t<li>Proprietary microcontroller with custom ISA</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>Multiple DFICLK: CK ratios and DFICLK:CK: WCK ratio</li>\r\n
\t<li>Tx and Rx channel equalization</li>\r\n
\t<li>Voltage and temperature tracking of timing and impedance control circuit</li>\r\n
\t<li>Flexible floor planning/bump mapping</li>\r\n
\t<li>Transmitter and Receiver channel equalization</li>\r\n
\t<li>Multiple low power saving states with IO retention</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "LPDDR5x,LPDDR5,LPDDR4,DDR4,DDR PHY,TSMC,Samsung, SF5A, 5nm, LPDDR"
"logo" => "openedges23-66bb47982c291.webp"
"logo2" => "openedges23-66bb47982c291.webp"
"name" => "asic.node"
"overview" => """
<p>OPENEDGES, the memory system IP provider, including DDR memory controller, DDR PHY, on-chip interconnect, and NPU IP together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance and low latency. OPENEDGES' integrated IP solutions are market and silicon-proven, featuring advanced architectures and proprietary technologies that enable customers to shorten their design and verification processes.<br />\r\n
<br />\r\n
The LPDDR5X/5/4X/4 Combo OPHY features a state-of-art mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environments. This architecture enables LPDDR5/4 Combo OPHY to overcome issues with long-term impedance drift and clock phase drift, allowing impedance and clock phase updates without interruption of data traffic. The programmable timing at the OPHY boundary combines flexibility with analog precision, resulting in low read/write latency between OMC and the LPDDR5X/5/4X/4 DRAM without sacrificing performance.<br />\r\n
<br />\r\n
The LPDDR5X/5/4X/4 Combo OPHY was designed with subsystem and system-level considerations in mind. Built-in power management logic and advanced PLL design allow aggressive power state management and optimal system power usage.<br />\r\n
At the system level, the LPDDR54 Combo OPHY was designed to minimize package substrate layer and PCB layer requirements, enabling usage in cost-sensitive applications and application processors.</p>
"""
"overview_cn" => ""
"partnumber" => "OPHY_LPDDR5X/5/4X/4"
"priority" => 51
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 336
"provider.name" => "OPENEDGES Technology, Inc."
"provider.object" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
"provider.priority" => 421
"provider.slug" => "openedges-technology-inc"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Compliant for JEDEC standards for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>DFI 5.1 specification PHY Interface Compliant</li>\r\n
\t<li>Support up to 4 ranks</li>\r\n
\t<li>x16 and x32 channel support</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "LPDDR5X/5/4X/4 combo PHY at Samsung SF5A"
"shortdescription_cn" => ""
"slug" => "lpddr5x-5-4x-4-combo-phy-at-samsung-sf5a"
"sortable_id" => 18015
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:2 [
0 => 10
1 => 688
]
"taxo2" => array:2 [
0 => 448
1 => 454
]
"taxo3" => array:2 [
0 => 206
1 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "OPHY_LPDDR5X/5/4X/4 LPDDR5X/5/4X/4 combo PHY at Samsung SF5A OPENEDGES Technology Inc."
"text_low_priority" => """
OPENEDGES the memory system IP provider including DDR controller PHY on-chip interconnect and NPU together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance low latency. OPENEDGES' solutions market silicon-proven featuring advanced architectures proprietary technologies that enable customers shorten their design verification processes.\r\n
\r\n
The LPDDR5X/5/4X/4 Combo OPHY features a state-of-art mixed-signal architecture addresses challenges of DRAM integration in high-performance low-power environments. This enables LPDDR5/4 overcome issues with long-term impedance drift clock phase allowing updates without interruption data traffic. The programmable timing at boundary combines flexibility analog precision resulting read/write latency between OMC sacrificing performance.\r\n
\r\n
The was designed subsystem system-level considerations mind. Built-in power management logic PLL allow aggressive state optimal usage.\r\n
At level LPDDR54 minimize package substrate layer PCB requirements enabling usage cost-sensitive applications application processors. \r\n
\tCompliant JEDEC standards standards\r\n
\tDFI 5.1 specification Interface Compliant\r\n
\tSupport up 4 ranks\r\n
\tx16 x32 channel support\r\n
\tMultiple frequency states\r\n
\tDQ Vref training supported\r\n
\tPHY initialization\r\n
\t\r\n
\t\tFirmware (FW) based training\r\n
\t\tProprietary microcontroller custom ISA\r\n
\t\r\n
\t\r\n
\tMultiple DFICLK: CK ratios DFICLK:CK: WCK ratio\r\n
\tTx Rx equalization\r\n
\tVoltage temperature tracking control circuit\r\n
\tFlexible floor planning/bump mapping\r\n
\tTransmitter Receiver equalization\r\n
\tMultiple saving states IO retention\r\n
"""
"text_medium_priority" => "LPDDR5x LPDDR5 LPDDR4 DDR4 DDR PHY TSMC Samsung SF5A 5nm LPDDR"
"updated_at" => 1743333188
]
"highlight" => []
"highlights" => []
]
6 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/16191/icon_lpddr5x-5-4x-4-combo-phy-at-7nm-66bb844e2d16a.png.webp"
"category.id" => array:2 [
0 => 206
1 => 342
]
"category.name" => array:2 [
0 => "DRAM IP"
1 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1656387472
"id" => "16191"
"keyfeatures" => """
<ul>\r\n
\t<li>Compliant with JEDEC JESD209-5B for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>Delivering up to 8533Mbps</li>\r\n
\t<li>DFI 5.1 specification PHY Interface Compliant</li>\r\n
\t<li>Support up to 4 ranks</li>\r\n
\t<li>Multiple frequency states</li>\r\n
\t<li>DQ Vref training supported</li>\r\n
\t<li>PHY independent training and DRAM initialization\r\n
\t<ul>\r\n
\t\t<li>Firmware (FW) based training</li>\r\n
\t\t<li>Proprietary microcontroller with custom ISA</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>DFI Frequency ratio (CFI: CK ratio) 1:1</li>\r\n
\t<li>Supports multiple frequency states</li>\r\n
\t<li>Tx and Rx channel equalization</li>\r\n
\t<li>Voltage and temperature tracking of timing and impedance control circuit</li>\r\n
\t<li>Flexible floor planning/bump mapping</li>\r\n
\t<li>Transmitter and Receiver channel equalization</li>\r\n
\t<li>Multiple low power saving states with IO retention</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "LPDDR5X,LPDDR5,LPDDR4,DDR4,DDR PHY,TSMC,Samsung"
"logo" => "openedges23-66bb47982c291.webp"
"logo2" => "openedges23-66bb47982c291.webp"
"name" => "asic.node"
"overview" => """
<p>OPENEDGES, the memory system IP provider, including DDR memory controller, DDR PHY, on-chip interconnect, and NPU IP together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance and low latency. OPENEDGES' integrated IP solutions are market and silicon-proven, featuring advanced architectures and proprietary technologies that enable customers to shorten their design and verification processes.<br />\r\n
<br />\r\n
The LPDDR5X/5/4X/4 Combo OPHY introduces support for LPDDR5X speed bins and beyond, on top of the previously supported LPDDR5, 4X, 4 operating modes and speed bins. As with its predecessors, the 7nm LPLDDR5X/5/4X/4 OPHY test chip was brought up quickly in the lab and has achieved 8533 Mbps operation, the current maximum data rate for LPDDR5X, with dual-rank DRAM. The LPDDR5X OPHY will demonstrate quad-rank support in the near future. Also, it integrates key enhancements to its unique architecture, designed to enable maximum performance and flexibility while maintaining a footprint that is highly competitive to alternative LPDDR PHY solutions. In addition to the introduction of LPDDR5X support up to 8533 Mbps, the available configuration has been expanded to both 1x16 and 1x32, verified and ready for customer integration.<br />\r\n
<br />\r\n
Supported Standards:<br />\r\n
- JESD209-5A Low Power Double Data Rate 5 (LPDDR5)<br />\r\n
- JESD209-5B Low Power Double Data Rate 5 (LPDDR5X)<br />\r\n
- JESD209-4D Low Power Double Data Rate 4 (LPDDR4)<br />\r\n
- JESD209-4-1 Low Power Double Data Rate 4X (LPDDR4X)</p>
"""
"overview_cn" => ""
"partnumber" => "OPHY_LPDDR5X/5/4X/4"
"priority" => 21
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 336
"provider.name" => "OPENEDGES Technology, Inc."
"provider.object" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
"provider.priority" => 421
"provider.slug" => "openedges-technology-inc"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Compliant with JEDEC JESD209-5B for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>Delivering up to 8533Mbps</li>\r\n
\t<li>DFI 5.1 specification PHY Interface Compliant</li>\r\n
\t<li>Support up to 4 ranks</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "LPDDR5X/5/4X/4 combo PHY at 7nm"
"shortdescription_cn" => ""
"slug" => "lpddr5x-5-4x-4-combo-phy-at-7nm"
"sortable_id" => 16191
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:2 [
0 => 10
1 => 688
]
"taxo2" => array:2 [
0 => 448
1 => 454
]
"taxo3" => array:2 [
0 => 206
1 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "OPHY_LPDDR5X/5/4X/4 LPDDR5X/5/4X/4 combo PHY at 7nm OPENEDGES Technology Inc."
"text_low_priority" => """
OPENEDGES the memory system IP provider including DDR controller PHY on-chip interconnect and NPU together as an integrated solution or independent IP. They are tightly combined to bring synergy for high performance low latency. OPENEDGES' solutions market silicon-proven featuring advanced architectures proprietary technologies that enable customers shorten their design verification processes.\r\n
\r\n
The LPDDR5X/5/4X/4 Combo OPHY introduces support LPDDR5X speed bins beyond on top of previously supported LPDDR5 4X 4 operating modes bins. As with its predecessors 7nm LPLDDR5X/5/4X/4 test chip was brought up quickly in lab has achieved 8533 Mbps operation current maximum data rate dual-rank DRAM. The will demonstrate quad-rank near future. Also it integrates key enhancements unique architecture designed flexibility while maintaining a footprint is highly competitive alternative LPDDR solutions. In addition introduction available configuration been expanded both 1x16 1x32 verified ready customer integration.\r\n
\r\n
Supported Standards:\r\n
- JESD209-5A Low Power Double Data Rate 5 (LPDDR5)\r\n
- JESD209-5B (LPDDR5X)\r\n
- JESD209-4D (LPDDR4)\r\n
- JESD209-4-1 (LPDDR4X) \r\n
\tCompliant JEDEC standards\r\n
\tDelivering 8533Mbps\r\n
\tDFI 5.1 specification Interface Compliant\r\n
\tSupport ranks\r\n
\tMultiple frequency states\r\n
\tDQ Vref training supported\r\n
\tPHY DRAM initialization\r\n
\t\r\n
\t\tFirmware (FW) based training\r\n
\t\tProprietary microcontroller custom ISA\r\n
\t\r\n
\t\r\n
\tDFI Frequency ratio (CFI: CK ratio) 1:1\r\n
\tSupports multiple states\r\n
\tTx Rx channel equalization\r\n
\tVoltage temperature tracking timing impedance control circuit\r\n
\tFlexible floor planning/bump mapping\r\n
\tTransmitter Receiver equalization\r\n
\tMultiple power saving states IO retention\r\n
"""
"text_medium_priority" => "LPDDR5X LPDDR5 LPDDR4 DDR4 DDR PHY TSMC Samsung "
"updated_at" => 1743333164
]
"highlight" => []
"highlights" => []
]
7 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/16897/icon_lpddr5x-5-4x-4-phy-ip-for-12nm-66bb8905e8d15.png.webp"
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1668153116
"id" => "16897"
"keyfeatures" => """
<ul>\r\n
\t<li>Compliant with JEDEC standards for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>DFI 5.0 Interface Compliant</li>\r\n
\t<li>Supports up to 4 ranks</li>\r\n
\t<li>Multiple frequency states</li>\r\n
\t<li>PHY independent training and calibration\r\n
\t<ul>\r\n
\t\t<li>Firmware based training</li>\r\n
\t\t<li>Hardware or Firmware based retraining</li>\r\n
\t\t<li>Proprietary microcontroller with custom ISA</li>\r\n
\t</ul>\r\n
\t</li>\r\n
\t<li>Multiple DFICLK: CK ratios and DFICLK:CK: WCK ratio</li>\r\n
\t<li>Tx and Rx channel equalization</li>\r\n
\t<li>Voltage and temperature tracking of timing and impedance control circuit</li>\r\n
\t<li>Flexible floor planning/bump mapping</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "LPDDR,LPDDR5X,LPDDR5,LPDDR4,LPDDR4X,12nm PHY,OPHY,DDR PHY,TSMC"
"logo" => "openedges23-66bb47982c291.webp"
"logo2" => "openedges23-66bb47982c291.webp"
"name" => "asic.node"
"overview" => """
<p>The LPDDR5X/5/4X/4 combo PHY IP features a state-of-art mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environments. This architecture enables LPDDR5/4 combo PHY IP to overcome issues with long-term impedance drift and clock phase drift, allowing impedance and clock phase updates without interrupting data traffic. The programmable timing at the OPHY boundary combines flexibility with analog precision, resulting in low read/write latency between OMC and the LPDDR5/4 DRAM without sacrificing performance.<br />\r\n
<br />\r\n
The LPDDR5X/5/4X/4 combo PHY IP was designed with subsystem and system-level considerations in mind. Built-in power management logic and advanced PLL design allow aggressive power state management and optimal system power usage. At the system level, the LPDDR5/4x/4 combo PHY IP was designed to minimize package substrate layer and PCB layer requirements, enabling usage in cost-sensitive applications and application processors.<br />\r\n
<br />\r\n
OPENEDGES Technology, Inc. (OPENEDGES) is a premier provider of memory subsystem IPs for the semiconductor industry. The company offers a wide range of state-of-the-art solutions, including DDR memory controllers, DDR PHY, NoC interconnect, and NPU IPs that are widely adopted by customers worldwide. Their IPs comply with JEDEC standards, including LPDDR5X/5/4X/4/3, DDR5/4/3, GDDR6, and HBM3, ensuring their compatibility with the latest DDR technology trends. OPENEDGES' IPs are tightly combined to bring synergy for high performance and low latency when used together or even in a single use. OPENEDGES' integrated IP solutions are market and silicon-proven, featuring advanced architectures and proprietary technologies that enable customers to shorten their design and verification processes.</p>
"""
"overview_cn" => ""
"partnumber" => "OPHY_LPDDR5X/5/4X/4"
"priority" => 16
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 336
"provider.name" => "OPENEDGES Technology, Inc."
"provider.object" => "{"id":336,"name":"OPENEDGES Technology, Inc.","providerslug":"openedges-technology-inc"}"
"provider.priority" => 421
"provider.slug" => "openedges-technology-inc"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Compliant with JEDEC standards for LPDDR5X/5/4X/4 with PHY standards</li>\r\n
\t<li>DFI 5.0 Interface Compliant</li>\r\n
\t<li>Supports up to 4 ranks</li>\r\n
\t<li>Multiple frequency states</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "LPDDR5X/5/4X/4 PHY IP for 12nm"
"shortdescription_cn" => ""
"slug" => "lpddr5x-5-4x-4-phy-ip-for-12nm"
"sortable_id" => 16897
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "OPHY_LPDDR5X/5/4X/4 LPDDR5X/5/4X/4 PHY IP for 12nm OPENEDGES Technology Inc."
"text_low_priority" => """
The LPDDR5X/5/4X/4 combo PHY IP features a state-of-art mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environments. This enables LPDDR5/4 to overcome issues with long-term impedance drift clock phase allowing updates without interrupting data traffic. programmable timing at OPHY boundary combines flexibility analog precision resulting low read/write latency between OMC sacrificing performance.\r\n
\r\n
The was designed subsystem system-level considerations mind. Built-in power management logic advanced PLL design allow aggressive state optimal system usage. At level LPDDR5/4x/4 minimize package substrate layer PCB requirements enabling usage cost-sensitive applications application processors.\r\n
\r\n
OPENEDGES Technology Inc. (OPENEDGES) is premier provider memory IPs for semiconductor industry. company offers wide range state-of-the-art solutions including DDR controllers NoC interconnect NPU are widely adopted by customers worldwide. Their comply JEDEC standards LPDDR5X/5/4X/4/3 DDR5/4/3 GDDR6 HBM3 ensuring their compatibility latest technology trends. OPENEDGES' tightly combined bring synergy high performance when used together or even single use. integrated market silicon-proven featuring architectures proprietary technologies enable shorten verification processes. \r\n
\tCompliant standards\r\n
\tDFI 5.0 Interface Compliant\r\n
\tSupports up 4 ranks\r\n
\tMultiple frequency states\r\n
\tPHY independent training calibration\r\n
\t\r\n
\t\tFirmware based training\r\n
\t\tHardware Firmware retraining\r\n
\t\tProprietary microcontroller custom ISA\r\n
\t\r\n
\t\r\n
\tMultiple DFICLK: CK ratios DFICLK:CK: WCK ratio\r\n
\tTx Rx channel equalization\r\n
\tVoltage temperature tracking control circuit\r\n
\tFlexible floor planning/bump mapping\r\n
"""
"text_medium_priority" => "LPDDR LPDDR5X LPDDR5 LPDDR4 LPDDR4X 12nm PHY OPHY DDR TSMC "
"updated_at" => 1743333053
]
"highlight" => []
"highlights" => []
]
8 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/22276/icon_ddr5-ip-solution-67d6879a80c8f.png.webp"
"category.id" => array:2 [
0 => 342
1 => 365
]
"category.name" => array:2 [
0 => "DDR5 PHY IP"
1 => "DDR5 Controller IP"
]
"category.slug" => []
"created_at" => 1740700800
"id" => "22276"
"keyfeatures" => """
<ul><li>Compatible with DDR5 up to 4800Mbps</li>\n
<li>AXI compliant multi-ports, and data width, FIFO depth, command queue depth configurable</li>\n
<li>DFI5.0/4.0 compliant interface between controller and PHY</li>\n
<li>Support ECC (error correcting code)</li>\n
<li>Automatic temperature monitor and refresh rate adjust</li>\n
<li>Support CA, write, read VREF eye training and per-bit training, write leveling training</li>\n
<li>Support Inline BIST and SIPI/LFSR/USER patterns</li>\n
<li>Support DDRPHY loopback test for high speed test</li>\n
<li>Fully PINMUX easy for PKG/PCB routing</li>\n
<li>Support mask write, write/read DBI</li>\n
<li>Support Hardware based DDR frequency switch (DFS), and DFI 1:1/1:2/1:4 programmable with frequency, trade-off latency and power</li>\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "kniulink-66bb47b0d5b89.webp"
"logo2" => "kniulink-66bb47b0d5b89.webp"
"name" => "asic.node"
"overview" => "<p>With sophisticated architecture and advanced technology, the Vendor provides DDR5 IP solution with high performance and low power. In advanced process nodes, the Vendor could offer both controller and PHY IPs. In architecture, it supports Multiport AMBA AXI interface, configurable port number and support asynchronous or synchronous AXI port. For PHY interface, it will integrate DFI compatible design. One de-skew PLL is embedded inside the PHY to improve jitter performance.</p>"
"overview_cn" => ""
"partnumber" => "DDR5"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 462
"provider.name" => "KNiulink Semiconductor Ltd."
"provider.object" => "{"id":462,"name":"KNiulink Semiconductor Ltd.","providerslug":"kniulink-semiconductor-ltd"}"
"provider.priority" => 141
"provider.slug" => "kniulink-semiconductor-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compatible with DDR5 up to 4800Mbps</li>\n
<li>AXI compliant multi-ports, and data width, FIFO depth, command queue depth configurable</li>\n
<li>DFI5.0/4.0 compliant interface between controller and PHY</li>\n
<li>Support ECC (error correcting code)</li>\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR5 IP solution"
"shortdescription_cn" => ""
"slug" => "ddr5-ip-solution-ip"
"sortable_id" => 22276
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:2 [
0 => 342
1 => 365
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR5 IP solution KNiulink Semiconductor Ltd."
"text_low_priority" => """
With sophisticated architecture and advanced technology the Vendor provides DDR5 IP solution with high performance low power. In process nodes could offer both controller PHY IPs. it supports Multiport AMBA AXI interface configurable port number support asynchronous or synchronous port. For will integrate DFI compatible design. One de-skew PLL is embedded inside to improve jitter performance. Compatible up 4800Mbps\n
AXI compliant multi-ports data width FIFO depth command queue configurable\n
DFI5.0/4.0 between PHY\n
Support ECC (error correcting code)\n
Automatic temperature monitor refresh rate adjust\n
Support CA write read VREF eye training per-bit leveling training\n
Support Inline BIST SIPI/LFSR/USER patterns\n
Support DDRPHY loopback test for speed test\n
Fully PINMUX easy PKG/PCB routing\n
Support mask write/read DBI\n
Support Hardware based DDR frequency switch (DFS) 1:1/1:2/1:4 programmable trade-off latency power\n
"""
"text_medium_priority" => ""
"updated_at" => 1742116266
]
"highlight" => []
"highlights" => []
]
9 => array:3 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/21590/icon_gddr5-synthesizable-transactor-67b5e9ddc3101.png.webp"
"category.id" => array:3 [
0 => 365
1 => 342
2 => 745
]
"category.name" => array:3 [
0 => "DDR5 Controller IP"
1 => "DDR5 PHY IP"
2 => "GDDR IP"
]
"category.slug" => []
"created_at" => 1739923200
"id" => "21590"
"keyfeatures" => "<ul> <li>Supports 100% of GDDR5 protocol standard JESD212C</li> <li>Supports all the GDDR5 commands as per the specs</li> <li>Supports all types of timing and protocol violation detection</li> <li>Supports up to 8GB device density</li> <li>Supports following device modes:</li> <ul> <li> X16</li> <li> X32</li> </ul> <li>Supports all mode registers programming</li> <li>Checks for following:</li> <ul> <li> Check-points include power on, initialization and power off rules</li> <li> State based rules, active command rules</li> <li> Read/write command rules etc</li> <li> All timing violations</li> </ul> <li>Supports single ended interface for command, address and data</li> <li>Supports double data rate (DDR) data (WCK)</li> <li>Supports single data rate (SDR) command (CK)</li> <li>Supports double data rate (DDR) addressing (CK)</li> <li>Supports programmable burst length: 8</li> <li>Supports programmable read latency and write latency</li> <li>Supports write data mask function via address bus</li> <li>Supports data bus inversion (DBI) & address bus inversion (ABI)</li> <li>Supports input/output PLL/DLL</li> <li>Supports address training</li> <li>Supports cyclic redundancy check (CRC-8)</li> <li>Supports programmable CRC read latency, write latency</li> <li>Supports low power modes</li> <li>Supports auto & self refresh modes</li> <li>Supports auto precharge option for each burst access</li> <li>Supports on-die termination (ODT) for all high-speed inputs</li> <li>Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations</li> </ul>\n"
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "smartdv2-66bb477aa35f7.webp"
"logo2" => "smartdv2-66bb477aa35f7.webp"
"name" => "asic.node"
"overview" => "<p>GDDR5 Synthesizable Transactor provides a smart way to verify the GDDR5 component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's GDDR5 Synthesizable Transactor is fully compliant with standard JESD212C Specification and provides the following features. </p>\n"
"overview_cn" => ""
"partnumber" => "GDDR5 Transactor"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [
0 => "vip"
]
"provider.id" => 179
"provider.name" => "SmartDV Technologies"
"provider.object" => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"}"
"provider.priority" => 126
"provider.slug" => "smartdv-technologies"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Supports 100% of GDDR5 protocol standard JESD212C</li>\n
<li>Supports all the GDDR5 commands as per the specs</li>\n
<li>Supports all types of timing and protocol violation detection</li>\n
<li>Supports up to 8GB device density</li></ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "GDDR5 Synthesizable Transactor\n"
"shortdescription_cn" => ""
"slug" => "gddr5-synthesizable-transactor-ip"
"sortable_id" => 21590
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:2 [
0 => 454
1 => 745
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:2 [
0 => 365
1 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => """
GDDR5 Transactor Synthesizable Transactor\n
SmartDV Technologies
"""
"text_low_priority" => """
GDDR5 Synthesizable Transactor provides a smart way to verify the component of SOC or ASIC in Emulator FPGA platform. The SmartDV's is fully compliant with standard JESD212C Specification and following features. \n
Supports 100% protocol all commands as per specs types timing violation detection up 8GB device density modes: X16 X32 mode registers programming Checks for following: Check-points include power on initialization off rules State based active command Read/write etc All violations single ended interface address data double rate (DDR) (WCK) (SDR) (CK) addressing programmable burst length: 8 read latency write mask function via bus inversion (DBI) & (ABI) input/output PLL/DLL training cyclic redundancy check (CRC-8) CRC low modes auto self refresh precharge option each access on-die termination (ODT) high-speed inputs Notifies test bench significant events such transactions warnings
"""
"text_medium_priority" => ""
"updated_at" => 1742063997
]
"highlight" => []
"highlights" => []
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "*"
"per_page" => 10
"q" => "*"
]
"search_cutoff" => false
"search_time_ms" => 1
]
2 => array:8 [
"facet_counts" => array:7 [
0 => array:4 [
"counts" => array:1 [
0 => array:3 [
"count" => 2
"highlighted" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"value" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 1
]
]
1 => array:4 [
"counts" => array:1 [
0 => array:3 [
"count" => 2
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1
]
]
2 => array:4 [
"counts" => array:4 [
0 => array:3 [
"count" => 2
"highlighted" => "UMC"
"value" => "UMC"
]
1 => array:3 [
"count" => 2
"highlighted" => "TSMC"
"value" => "TSMC"
]
2 => array:3 [
"count" => 2
"highlighted" => "SMIC"
"value" => "SMIC"
]
3 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES"
"value" => "GLOBALFOUNDRIES"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 4
]
]
3 => array:4 [
"counts" => array:9 [
0 => array:3 [
"count" => 2
"highlighted" => "UMC_400"
"value" => "UMC_400"
]
1 => array:3 [
"count" => 2
"highlighted" => "TSMC_400"
"value" => "TSMC_400"
]
2 => array:3 [
"count" => 2
"highlighted" => "SMIC_400"
"value" => "SMIC_400"
]
3 => array:3 [
"count" => 2
"highlighted" => "GLOBALFOUNDRIES_400"
"value" => "GLOBALFOUNDRIES_400"
]
4 => array:3 [
"count" => 1
"highlighted" => "UMC_650"
"value" => "UMC_650"
]
5 => array:3 [
"count" => 1
"highlighted" => "UMC_550"
"value" => "UMC_550"
]
6 => array:3 [
"count" => 1
"highlighted" => "TSMC_650"
"value" => "TSMC_650"
]
7 => array:3 [
"count" => 1
"highlighted" => "TSMC_550"
"value" => "TSMC_550"
]
8 => array:3 [
"count" => 1
"highlighted" => "SMIC_650"
"value" => "SMIC_650"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 9
]
]
4 => array:4 [
"counts" => array:9 [
0 => array:3 [
"count" => 2
"highlighted" => "400_UMC"
"value" => "400_UMC"
]
1 => array:3 [
"count" => 2
"highlighted" => "400_TSMC"
"value" => "400_TSMC"
]
2 => array:3 [
"count" => 2
"highlighted" => "400_SMIC"
"value" => "400_SMIC"
]
3 => array:3 [
"count" => 2
"highlighted" => "400_GLOBALFOUNDRIES"
"value" => "400_GLOBALFOUNDRIES"
]
4 => array:3 [
"count" => 1
"highlighted" => "650_UMC"
"value" => "650_UMC"
]
5 => array:3 [
"count" => 1
"highlighted" => "550_UMC"
"value" => "550_UMC"
]
6 => array:3 [
"count" => 1
"highlighted" => "650_TSMC"
"value" => "650_TSMC"
]
7 => array:3 [
"count" => 1
"highlighted" => "650_SMIC"
"value" => "650_SMIC"
]
8 => array:3 [
"count" => 1
"highlighted" => "550_TSMC"
"value" => "550_TSMC"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 9
]
]
5 => array:4 [
"counts" => array:3 [
0 => array:3 [
"count" => 2
"highlighted" => "650"
"value" => "650"
]
1 => array:3 [
"count" => 2
"highlighted" => "400"
"value" => "400"
]
2 => array:3 [
"count" => 1
"highlighted" => "550"
"value" => "550"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 530.0
"max" => 650.0
"min" => 400.0
"sum" => 2650.0
"total_values" => 3
]
]
6 => array:4 [
"counts" => []
"field_name" => "taxo5"
"sampled" => false
"stats" => array:1 [
"total_values" => 0
]
]
]
"found" => 2
"hits" => array:2 [
0 => array:3 [
"document" => array:48 [
"asic.foundry" => array:4 [
0 => "TSMC"
1 => "SMIC"
2 => "GLOBALFOUNDRIES"
3 => "UMC"
]
"asic.foundry_node" => array:5 [
0 => "TSMC_400"
1 => "SMIC_650"
2 => "GLOBALFOUNDRIES_400"
3 => "SMIC_400"
4 => "UMC_400"
]
"asic.foundry_node_process" => array:5 [
0 => "TSMC_400_LP"
1 => "SMIC_650_LL"
2 => "GLOBALFOUNDRIES_400_LP"
3 => "SMIC_400_LL"
4 => "UMC_400_LP"
]
"asic.node" => array:2 [
0 => 400
1 => 650
]
"asic.node_foundry" => array:5 [
0 => "400_TSMC"
1 => "650_SMIC"
2 => "400_GLOBALFOUNDRIES"
3 => "400_SMIC"
4 => "400_UMC"
]
"blockdiagram" => ""
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1675928711
"id" => "17391"
"keyfeatures" => """
<ul>\r\n
\t<li>Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs</li>\r\n
\t<li>Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes</li>\r\n
\t<li>Operating range of DC to 200MHz in Mobile DDR mode</li>\r\n
\t<li>PHY Utility Block (PUBL) component</li>\r\n
\t<li>DFI 2.1 compliant interface to controller</li>\r\n
\t<li>At-speed loopback testing</li>\r\n
\t<li>Configurable external data bus widths in 8-bit increments</li>\r\n
\t<li>Permits operating with SDRAMs using data widths narrower than the implemented data width</li>\r\n
\t<li>Programmable output and ODT impedance with dynamic PVT compensation</li>\r\n
\t<li>Embedded Dynamic Drift Detection in the PHY to facilitate Dynamic Drift Compensation with the controller</li>\r\n
\t<li>Utilizes Master and Slave DLLs for precise timing management</li>\r\n
\t<li>Lane-based architecture (Byte Lane, Command Lane)</li>\r\n
\t<li>Test modes supporting IDDq and DLL characterization</li>\r\n
\t<li>Library-based hard-IP PHY to permit maximum flexibility while ensuring high data rates</li>\r\n
\t<li>Full documentation including physical implementation guide</li>\r\n
\t<li>Includes all required views for a typical ASIC design flow</li>\r\n
</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "DDR multi"
"logo" => "verisyno-66bb47b55ef5f.webp"
"logo2" => "verisyno-66bb47b55ef5f.webp"
"name" => "asic.node"
"overview" => "<p>The DDR multiPHYs are mixed-signal PHY IP cores that supply the complete physical interface to JEDEC standard DDR2, DDR3, LPDDR2, LPDDR3 SDRAM memories up to 1066 Mbps data rates and Mobile DDR (also referred to as mDDR and LPDDR) SDRAM memories up to 400 Mbps data rates. This particular PHY supports switching between DDR2 and DDR3 memories once a chip is in production. This “Lite” PHY does not go up to the full 1600 Mbps data rate targeted for DDR3. Instead, this is an area and feature optimized DDR2/DDR3 PHY for customers that want to go to market with DDR2 interfaces up to 1066 Mbps and also want an insurance policy against equivalent DDR3 devices becoming cheaper while their chip remains in the market. As part of the optimization of this PHY, a small number of the new features for DDR3, such as write leveling, are not supported as they are not supported by DDR2 SDRAMs.</p>"
"overview_cn" => ""
"partnumber" => "DDR multi PHY"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 486
"provider.name" => "VeriSyno Microelectronics Co., Ltd."
"provider.object" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"provider.priority" => 1
"provider.slug" => "verisyno-microelectronics-co-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n
\t<li>Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs</li>\r\n
\t<li>Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes</li>\r\n
\t<li>Operating range of DC to 200MHz in Mobile DDR mode</li>\r\n
\t<li>PHY Utility Block (PUBL) component</li>\r\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR multi PHY"
"shortdescription_cn" => ""
"slug" => "ddr-multi-phy"
"sortable_id" => 17391
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR multi PHY VeriSyno Microelectronics Co. Ltd."
"text_low_priority" => """
The DDR multiPHYs are mixed-signal PHY IP cores that supply the complete physical interface to JEDEC standard DDR2 DDR3 LPDDR2 LPDDR3 SDRAM memories up 1066 Mbps data rates and Mobile (also referred as mDDR LPDDR) 400 rates. This particular supports switching between once a chip is in production. “Lite” does not go full 1600 rate targeted for DDR3. Instead this an area feature optimized DDR2/DDR3 customers want market with interfaces also insurance policy against equivalent devices becoming cheaper while their remains market. As part of optimization small number new features such write leveling supported they by SDRAMs. \r\n
\tCompatible DDR2/DDR3/LPDDR (or DDR)/ /LPDDR2/LPDDR3 SDRAMs\r\n
\tOperating range 100MHz (200Mb/s) 533MHz(1066Mb/s) DDR2/DDR3/LPDDR2/LPDDR3 modes\r\n
\tOperating DC 200MHz mode\r\n
\tPHY Utility Block (PUBL) component\r\n
\tDFI 2.1 compliant controller\r\n
\tAt-speed loopback testing\r\n
\tConfigurable external bus widths 8-bit increments\r\n
\tPermits operating SDRAMs using narrower than implemented width\r\n
\tProgrammable output ODT impedance dynamic PVT compensation\r\n
\tEmbedded Dynamic Drift Detection facilitate Compensation controller\r\n
\tUtilizes Master Slave DLLs precise timing management\r\n
\tLane-based architecture (Byte Lane Command Lane)\r\n
\tTest modes supporting IDDq DLL characterization\r\n
\tLibrary-based hard-IP permit maximum flexibility ensuring high rates\r\n
\tFull documentation including implementation guide\r\n
\tIncludes all required views typical ASIC design flow\r\n
"""
"text_medium_priority" => "DDR multi "
"updated_at" => 1758617470
]
"highlight" => []
"highlights" => []
]
1 => array:3 [
"document" => array:48 [
"asic.foundry" => array:4 [
0 => "TSMC"
1 => "UMC"
2 => "GLOBALFOUNDRIES"
3 => "SMIC"
]
"asic.foundry_node" => array:8 [
0 => "TSMC_550"
1 => "TSMC_650"
2 => "TSMC_400"
3 => "UMC_650"
4 => "UMC_550"
5 => "GLOBALFOUNDRIES_400"
6 => "SMIC_400"
7 => "UMC_400"
]
"asic.foundry_node_process" => array:9 [
0 => "TSMC_550_GP"
1 => "TSMC_650_GP"
2 => "TSMC_400_G"
3 => "TSMC_400_LP"
4 => "UMC_650_SP"
5 => "UMC_550_"
6 => "GLOBALFOUNDRIES_400_LP"
7 => "SMIC_400_LL"
8 => "UMC_400_LP"
]
"asic.node" => array:3 [
0 => 550
1 => 650
2 => 400
]
"asic.node_foundry" => array:8 [
0 => "550_TSMC"
1 => "650_TSMC"
2 => "400_TSMC"
3 => "650_UMC"
4 => "550_UMC"
5 => "400_GLOBALFOUNDRIES"
6 => "400_SMIC"
7 => "400_UMC"
]
"blockdiagram" => ""
"category.id" => array:1 [
0 => 342
]
"category.name" => array:1 [
0 => "DDR5 PHY IP"
]
"category.slug" => []
"created_at" => 1675928537
"id" => "17390"
"keyfeatures" => "<ul><li>? DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes </li><li>? Compatible with JEDEC standard DDR2/DDR3/DDR3U/DDR3L SDRAMs </li><li>? Scalable performance from DDR2-667 through DDR3-1600 </li><li>? Maximum controller clock frequency of 400MHz resulting in maximum SDRAM data rate of 1600 Mbps </li><li>? Data path width scales in 8-bit increments </li><li>? Delivery of product as hardened IP components allows precise control of timing critical delay and skew paths </li><li>? Includes embedded PLL and DDLs necessary to meet timing specifications </li><li>? Multiple memory-rank support, up to four ranks </li><li>? DDR3 PHY-Controller interface runs at 1/4 the memory baud rate, simplifying core logic timing constraints </li><li>? Write leveling delay line (WLDL) to compensate address and control versus data delays of up to 1 clock cycle or 2500ps </li><li>? Write and read bit delay lines (BDLs) compensate per-bit delay skew of up to 600ps at fast PVT; delay resolution approximately 15ps under typical conditions </li><li>? Locally calibrated master and slave delay lines minimize OCV and ACLV effects, and accommodate V, T timing drift; delay resolution approximately 15ps under typical conditions </li><li>? At-speed loopback testing on both the address and data channels </li><li>? Delay line oscillator test mode </li><li>? MUX-scan ATPG</li></ul>"
"keyfeatures_cn" => ""
"keywords" => "DDR3/2"
"logo" => "verisyno-66bb47b55ef5f.webp"
"logo2" => "verisyno-66bb47b55ef5f.webp"
"name" => "asic.node"
"overview" => "The DDR3/2 PHY is a complete mixed-signal IP solution designed to provide DDR 3/2 SDRAM connectivity in a System-On-a-Chip (SOC) design targeted to a specific fabrication process. The DDR3/2 PHY supports a range of DDR3 SDRAM speeds, from DDR3-667 through DDR3-1600, with backward compatibility provided for DDR2-667 through DDR2-1066 devices. Targeted toward supporting x8 and x16 DDR3 SDRAM components, DDR3/2 PHY supports interfaces of varying widths, from a minimum of 8 bits wide, in 8-bit increments. Delivered to customers as hardened IP components— Address/Command, DATX8, and SSTL I/O Library—implementations of the DDR3/2 PHY are compatible with JEDEC DDR2 and DDR3 SDRAMs, helping ensure customer success."
"overview_cn" => ""
"partnumber" => "DDR3/2 PHY"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [
0 => "sip"
]
"provider.id" => 486
"provider.name" => "VeriSyno Microelectronics Co., Ltd."
"provider.object" => "{"id":486,"name":"VeriSyno Microelectronics Co., Ltd.","providerslug":"verisyno-microelectronics-co-ltd"}"
"provider.priority" => 1
"provider.slug" => "verisyno-microelectronics-co-ltd"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>? DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes</li>\n
<li>? Compatible with JEDEC standard DDR2/DDR3/DDR3U/DDR3L SDRAMs</li>\n
<li>? Scalable performance from DDR2-667 through DDR3-1600</li>\n
<li>? Maximum controller clock frequency of 400MHz resulting in maximum SDRAM data rate of 1600 Mbps</li>\n
</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "DDR3/2 PHY"
"shortdescription_cn" => ""
"slug" => "ddr3-2-phy"
"sortable_id" => 17390
"taxo0" => array:1 [
0 => 1
]
"taxo1" => array:1 [
0 => 688
]
"taxo2" => array:1 [
0 => 454
]
"taxo3" => array:1 [
0 => 661
]
"taxo4" => array:1 [
0 => 342
]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "DDR3/2 PHY VeriSyno Microelectronics Co. Ltd."
"text_low_priority" => "The DDR3/2 PHY is a complete mixed-signal IP solution designed to provide DDR 3/2 SDRAM connectivity in System-On-a-Chip (SOC) design targeted specific fabrication process. supports range of DDR3 speeds from DDR3-667 through DDR3-1600 with backward compatibility provided for DDR2-667 DDR2-1066 devices. Targeted toward supporting x8 and x16 components interfaces varying widths minimum 8 bits wide 8-bit increments. Delivered customers as hardened components— Address/Command DATX8 SSTL I/O Library—implementations the are compatible JEDEC DDR2 SDRAMs helping ensure customer success. DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes Compatible standard DDR2/DDR3/DDR3U/DDR3L Scalable performance Maximum controller clock frequency 400MHz resulting maximum data rate 1600 Mbps Data path width scales increments Delivery product allows precise control timing critical delay skew paths Includes embedded PLL DDLs necessary meet specifications Multiple memory-rank support up four ranks PHY-Controller interface runs at 1/4 memory baud simplifying core logic constraints Write leveling line (WLDL) compensate address versus delays 1 cycle or 2500ps read bit lines (BDLs) per-bit 600ps fast PVT; resolution approximately 15ps under typical conditions Locally calibrated master slave minimize OCV ACLV effects accommodate V T drift; At-speed loopback testing on both channels Delay oscillator test mode MUX-scan ATPG"
"text_medium_priority" => "DDR3/2 "
"updated_at" => 1712746774
]
"highlight" => []
"highlights" => []
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "*"
"per_page" => 10
"q" => "*"
]
"search_cutoff" => false
"search_time_ms" => 0
]
]
]
DDR5 PHY IP
for
SMIC
DDR5 PHY IP
for
SMIC
Welcome to the ultimate
DDR5 PHY IP
for
SMIC
hub! Explore our vast directory of
DDR5 PHY IP
for
SMIC
All offers in
DDR5 PHY IP
for
SMIC
Compare
2
DDR5 PHY IP
for
SMIC
from
1
vendors
(1
-
2)
-
DDR multi PHY
- Compatible with JEDEC standard DDR2/DDR3/LPDDR (or Mobile DDR)/ /LPDDR2/LPDDR3 SDRAMs
- Operating range of 100MHz (200Mb/s) to 533MHz(1066Mb/s) in DDR2/DDR3/LPDDR2/LPDDR3 modes
- Operating range of DC to 200MHz in Mobile DDR mode
- PHY Utility Block (PUBL) component
-
DDR3/2 PHY
- ? DDR2/DDR3/DDR3U/DDR3L/LVCMOS operating modes
- ? Compatible with JEDEC standard DDR2/DDR3/DDR3U/DDR3L SDRAMs
- ? Scalable performance from DDR2-667 through DDR3-1600
- ? Maximum controller clock frequency of 400MHz resulting in maximum SDRAM data rate of 1600 Mbps