VIP Factory: Faster, Better, Cost Effective Verification IPs
December 1, 2014
Today, the EDA industry is emphasizing what is generally known as “Shift Left”. In simple words, this means trying to catch bugs earlier in a chip development cycle. The main reason for this is that the quicker you catch a bug in an ASIC ‘s life cycle, the lesser it costs. With increasing chip complexity, this can save a lot of money, time and effort. Many EDA companies are therefore working on enhancing old tools and building new ones to achieve this. While other approaches will help, the quantum leap in catching bugs faster will be faster and better VIP development. Read on to find how such a "VIP factory" is being developed by Arrow Devices...
Related Semiconductor IP
- System Controller
- 802.11ax PHY Layer C Floating-Point Code IP for the STA mode
- QSPI Master IP
- SAS INITIATOR IIP
- SpaceFibre and WizardLink Interface
Related Blogs
- For automotive design, faster is better
- VIP Factory: Applying Design Patterns For Boosting Test Bench Productivity
- Synopsys Introduces the Industry's First Verification IPs for Arm AMBA 5 AXI-J and APB-E
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
Latest Blogs
- Why user-terminal silicon will shape LEO’s next phase
- The FCC Is Modernizing UWB Rules. Why It Matters for the Next Wave of Innovation
- SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
- From AI-Assisted EDA to AI-Mediated Engineering
- Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP