Synopsys Introduces the Industry's First Verification IPs for Arm AMBA 5 AXI-J and APB-E
Arm recently announced the availability of the next iteration of the Arm® AMBA® 5 AXI and APB – AXI Issue J (AXI-J) and APB issue E (APB-E). These new specifications introduce several exciting features related to the latest Arm architecture and optimized transaction flows.
Synopsys, a close partner of Arm, offers a broad set AMBA protocol solutions for early modelling, design, implementation, verification, validation, and system bring-up. Synopsys leading verification solutions for Arm protocols cover a full range of AMBA5 specifications including next generation AMBA5 CHI-F, ACE5, ACE5-Lite, AXI5, AXI5-Lite, AHB5, APB5, and AXI5 Stream. Synopsys’ verification automation solutions also offer testbench generation with Synopsys VC AutoTestbench and performance verification of Arm based SoCs with Synopsys VC AutoPerformance.
“Synopsys offers comprehensive protocol verification solutions for all existing and next-generation AMBA specifications, including AMBA 5 AXI-J and APB-E,” said Vikas Gautam, vice president of R&D for the Synopsys Systems Design Group. “Our verification solutions leverage Synopsys leading IPs to drive best-in-class verification credibility, and our offerings for simulation, emulation and prototyping platforms ensure that our customers get end-to-end IP to SoC level verification closure. By working closely with Arm to deliver and deploy first-in-industry customer-proven solutions, we enable the market makers to adopt the latest specifications rapidly.”
This blog will explain the key features of the recent AMBA AXI-J and APB-E release.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- Industry's First Verification IP for Arm AMBA CHI-G
- Synopsys AMBA CHI C2C System Verification Solutions
- Verifying CXL 3.1 Designs with Synopsys Verification IP
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?