USB4 Is Here - USB-IF Ratifies USB4 specification
USB4 is the next generation of the Universal Serial Bus and a major update to the interface in speed and functionality. USB4 has incorporated Thunderbolt 3 capabilities, which extends support of USB interface to existing PCIE, and DisplayPort over the same USB Type-C connector. USB4 doubles the maximum overall throughput from 20Gbps to 40Gbps enabling optimized HD video and data transfer simultaneously. USB4 enables many applications using USB Type-C, which already supports power delivery, USB 3.2, USB 2.0 and other alternative protocols.
“USB4 represents a significant specification update that will require a robust certification program to ensure delivery of compliant and interoperable USB devices in the consumer market,” said USB-IF president and chief operating officer Jeff Ravencraft. “Synopsys VIP for USB4 strengthens the USB ecosystem and facilitates early adoption and rapid development of the high-performance next-generation USB architecture.”
To read the full article, click here
Related Semiconductor IP
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
- USB4 PHY - TSMC N4P 1.2V, North/South Poly Orientation
- USB4 PHY - TSMC N3P 1.2V, North/South Poly Orientation
- USB4 PHY - TSMC N3E 1.2V, North/South Poly Orientation
- USB4 PHY - SS SF2, North/South Poly Orientation
Related Blogs
- Cadence Leads the Pack: The First VIP for USB4 is Here!
- MIPI CSI-2 v3.0 is here! - The industry's First Comprehensive Solution for 5G, Imaging, Surveillance and Automotive
- MIPI CSI-2 v3.0 is here! - The industry's First Comprehensive Solution for 5G, Imaging, Surveillance and Automotive
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
Latest Blogs
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces