Cadence Leads the Pack: The First VIP for USB4 is Here!
April 3, 2019
On March 14th, Cadence announced the release of the industry’s first USB4-supporting Verification IP! The Cadence VIP for USB4 allows engineers to design and create cutting-edge SoC designs compliant with the current standards that are completely functionally verified and require less time.
“Support from [USB Implementers Forum] members like Cadence helps reduce the barriers to adoption of new USB protocols and enables innovative products from new industries to enter the market,” says Jeff Ravencraft, USB-IF President and COO.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
- WIFI 11AX IP
- WIFI 11AX IoT IP
Related Blogs
- USB4: Higher Performance and Combined Data, Display, and Power
- USB4 Is Here - USB-IF Ratifies USB4 specification
- USB4 Version 2.0 - Gen4 High-Speed Lane Initialization and Training
- USB4 Version 2.0 - Link Configurations
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!