Cadence Leads the Pack: The First VIP for USB4 is Here!
April 3, 2019
On March 14th, Cadence announced the release of the industry’s first USB4-supporting Verification IP! The Cadence VIP for USB4 allows engineers to design and create cutting-edge SoC designs compliant with the current standards that are completely functionally verified and require less time.
“Support from [USB Implementers Forum] members like Cadence helps reduce the barriers to adoption of new USB protocols and enables innovative products from new industries to enter the market,” says Jeff Ravencraft, USB-IF President and COO.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related Blogs
- USB4: Higher Performance and Combined Data, Display, and Power
- USB4 Is Here - USB-IF Ratifies USB4 specification
- USB3 Gen T Tunneling Over USB4
- USB4 Version 2.0 - Gen4 High-Speed Lane Initialization and Training
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security