The Top Five Takeaways from the Cybersecurity Panel at the Autonomous Tech Forum 2024
Being a panelist at the recent EETimes Autonomous Tech Forum was a privilege. The panel titled “How to Make AVs Trustworthy and Safe From Cybersecurity Threats” touched on the three critical themes of system-level approaches to AV security, hardware-based security as a foundation, and the criticality of security in supply chains.
First, Securing AVs requires considering the entire system, including hardware, software, and interactions. As a result, security must be built in from the ground up, not added as an afterthought. Attackers will exploit the weakest links, so every component matters. Second, the foundation of such a holistic approach is strong hardware security, as software security measures can never fix fundamental weaknesses in the underlying hardware. We discussed techniques like physical unclonable functions (PUFs), secure enclaves, and hardware root of trust. The third but certainly not least theme was supply chains. Given the complexity of the supply chain required for building AVs, securing the integrity and provenance of hardware components and software is critical. Therefore, critical challenges the industry must address head-on include traceability, trust verification, software bills of materials (SBOMs), and countering threats like counterfeiting and malicious insertions.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- EDA Tech Forum: Deep dive in the Electronic Design Automation world
- Unleashing the Potential of RISC-V: A Recap of the SiFive Tech Forum
- Rambus Wins Automotive Cybersecurity Innovation of the Year at 2024 AutoTech Breakthrough Awards
- Key Takeaways from the TSMC Technology Symposium Part 1
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?