Smarter SoC Design for Agile Teams and Tight Deadlines
Advanced NoC IP automation transforms SoC design by delivering expert-level topology, power efficiency, and performance, without requiring in-depth NoC expertise.
By Rick Bye, Director of Product Management and Marketing, Arteris
EETimes | July 16, 2025
In the fast-paced semiconductor industry, rising demand for powerful, energy-efficient, and specialized electronics has driven strong growth in system-on-chip (SoC) development. This trend is expected to continue through 2030, particularly as edge AI design starts increase. Among the innovations shaping this space, edge AI has made significant strides in recent years, offering cost-effective solutions across an expanding range of applications. Its rapid evolution is enabling greater functionality across diverse market segments, with continued growth anticipated. SoCs are central to this progress, integrating multiple functions onto a single chip to enable faster data processing and decision-making without relying on cloud-based systems. The technology serves as the backbone of a wide range of applications across various markets, including industrial automation, automotive, networking, computing, consumer electronics, and space, as shown in Figure 1.
To read the full article, click here
Related Semiconductor IP
- Smart Network-on-Chip (NoC) IP
- FlexNoC 5 Interconnect IP
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- Network-on-Chip (NoC)
- NoC Verification IP
Related Blogs
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- Silicon Creations Presents Architectures and IP for SoC Clocking
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172