Semico's list of 10 reasons why it’s taken so long for SoC design teams to adopt IP. How many apply to your team?
February 4, 2011
For those of us who formerly purchased IP in the form of 40-pin DIPs, the idea of using IP to design SoCs isn’t so foreign. However, for people accustomed to designing everything under the hood of their latest ASIC, the idea has seen surprisingly slow adoption. Semico’s new IP report, “IP Subsystems: The New IP Market Paradigm,” lists 10 reasons for the slow uptake. With author Rich Wawrzyniak’s kind permission, I have decided to list them here.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related Blogs
- The Arm Ecosystem: More than Just an Ecosystem, it's Oxygen for SoC Design Teams
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
- Why SoC Design Teams Still Struggle in a Connected World