Silicon Creations Presents Architectures and IP for SoC Clocking
May 5, 2025
Design & Reuse recently held its IP-SoC Days event at the Hyatt Regency in Santa Clara. Advanced IP is now the fuel for a great deal of innovation in semiconductor design. This popular event allows IP providers to highlight the latest products and services and share a vision of the future. IP consumers can easily get updates on the latest IP technology trends and innovations all at one event. There was a presentation that dove into a lot of very relevant details. The information was complete and compelling. In case you missed the event, here is a summary of how Silicon Creations presents architectures and IP for SoC clocking.
Key Takeaways
- Design & Reuse held its IP-SoC Days event in Santa Clara, focusing on innovations in semiconductor design.
- Jeff Galloway, co-founder of Silicon Creations, presented on architectures and IP for SoC clocking, highlighting challenges and solutions in analog/mixed signal design.
- Silicon Creations offers a wide range of precision IP including PLLs and oscillators used in various applications like smartphones and automotive devices.
To read the full article, click here
Related Semiconductor IP
- General-purpose & Specialized Ring PLLs + RTL-based Solutions
- High Quality LC-PLLs
- Free running oscillators
- Minimum-area low-power clocking PLL (1st Gen)
- Minimum-area low-power clocking PLL (1st gen)
Related Blogs
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
- CTO Interview: Jeff Galloway of Silicon Creations
- The Five Must-Have Features of Modern Automotive SoC Architectures
- Ethernet IP a game-changer for SOC (System-on-Chip) designers