Is Smart Bluetooth de facto standard for IoT Wearable, Beacons, Fitness and Health ?
Synopsys launch BTLE PHY IP, qualified by the Bluetooth Special Interest Group (SIG) and meeting compliance with the Bluetooth® Smart v4.2 specification. The company has built a partnership with Mindtree to provide a complete solution, integrating Synopsys’ Bluetooth Smart PHY IP and Mindtree’s production-proven BlueLitE link layer and software stack IP. The PHY IP has been developed on TSMC 55nm (and 180 nm) and is currently ported on TSMC 40 nm. Synopsys’ marketers think that the semiconductor content of IoT edge systems like wearable, beacons, fitness or health should be low cost to see a strong adoption. By low cost, they mean a few dollars and definitely less than 5$ for the semiconductor content.
But the selected technology node (55 nm) also means relatively low development cost, at least much, much lower than on 28 or even 22 nm. Here we have to remember the low complexity of an IoT edge device: a sensor providing a small amount of data to a MCU, once processed the data to be wirelessly transmitted via on-chip BTLE protocol to the gateway. You simply don’t want to target an aggressive technology node and invest a huge amount of money in development cost for such a relatively simple system, comparable to a 2$ MCU in term of complexity.
Related Semiconductor IP
- IEC 7816 Smart Card IP
- Autonomous Audio assembly with PDM to PCM with integrated smart DMA and VAD
- Efficient GPU ideal for integrating into smart home hubs, set-top boxes or mainstream DTVs
- Smallest GPU to support native HDR applications, suitable for wearable devices, smart home hubs, or mainstream set-top boxes
- IP Platform for AI-Enabled IEEE 802.15.4 Smart Sensors
Related Blogs
- Bluetooth set as short range wireless standard for smart energy!
- Smart Solutions for Standards-Compliant SoC and IP Development
- Smart glasses: The first wave of wearable and connected devices integrating Imagination IP
- 4 Reasons for Bluetooth 5 Adoption in IoT
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?