Samsung's 3nm GAA Process
At the recent Samsung Foundry Forum, HK Kang, the EVP of semiconductor R&D, took to the stage. He's in charge of advanced logic, DRAM, 3D NAND, mask. But that day he was just going to talk about Samsung's 3nm gate-all-around (GAA) technology, that they give the name MBCFET to (MBC stands for multi-bridge-channel).
The motivation for creating GAA technology is similar for the motivation for creating FinFET—better control of the channel. Planar transistor (on the left in the above diagram) was the basic transistor architecture since the invention of the MOSFET until about 20nm. At that point, the leakage became unacceptably high. When the transistor was in the off state, the gate only controlled the top part of the channel and current could sneak around the back, or, more professionally, suffered from short-channel effect.
To read the full article, click here
Related Semiconductor IP
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- Temperature Sensor, +/-3C Accuracy without Trimming - Samsung 8nm
- LDO, 1.8V to 0.75V, 100mA Output Capability - Samsung 8nm
- 1.8V/3.3V Switchable GPIO with 5V I2C Open Drain and Analog Cells in Samsung 11nm
- LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
Related Blogs
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- TSMC versus SAMSUNG
Latest Blogs
- One Instruction Stream, Infinite Possibilities: The Cervell™ Approach to Reinventing the NPU
- Upgrade the Raspberry Pi for AI with a Neuromorphic Processor
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems