Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions. Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations. It includes an optional digi logic circuitry which is required for high-speed operations. It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards.
Samsung 8LPU 1.8V/3.3V SD/eMMC PHY AP1
Overview
Key Features
- Completely hardened PHY solution along with programmable delay chains & IOs
- Fully selectable output impedance
- Compliant with eMMC 5.1 (JESD84-B51A) and SDIO 3.0 JEDEC Standard
- Automotive G1/G2 supported, ASIL-B certified
- Interoperability checks done with Synopsys Controllers
- HBM 2KV, CDM 500V(up to 7A), Latch-up: +/-100mA @ 125ºC
- Silicon validated IP
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Short description
Samsung 8LPU 1.8V/3.3V SD/eMMC PHY AP1
Vendor
Vendor Name
Foundry, Node
Samsung 8nm LPU
Samsung
Pre-Silicon:
8nm