RISC-V is Ready for Great Challenges
SiFive joins the Intel Foundry Services IP Alliance program to broadly enable innovative new computing platforms
In 2021, SiFive evolved our industry-leading RISC-V portfolio of processor IP into three families, each with a focused purpose. The SiFive Essential™, SiFive Performance™, and SiFive Intelligence™ families leverage the expertise of our company founders who created RISC-V and our talented engineers to build products that will address the entire semiconductor industry, from embedded applications to performance-driven uses and applications powered by AI/ML. The SiFive portfolio of RISC-V processors enables choice in the pureplay IP market to enable computing platforms optimized for the market application.
As part of the mission to expand RISC-V to every market and application, SiFive works with leading semiconductor foundries to enable their customers to quickly adopt SiFive technology and optimize their designs. We’re excited to announce that SiFive is partnering with Intel Foundry Services (IFS) Accelerator – IP Alliance program, to optimize SiFive IP for IFS customers and deliver maximum performance and value from both technologies.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related Blogs
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4
- Secure-IC is ready for ASIL B or ASIL D levels projects with its Securyzr integrated Secure Element
- The Heart of RISC-V Development is Unmatched
- Is RISC-V the Future?
Latest Blogs
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
- The Rise of Physical AI: When Intelligence Enters the Real World
- Can Open-Source ISAs Catalyze Smart Manufacturing?
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
- Heterogeneous Multicore using Cadence IP