Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms
April 8, 2015
Consumer demand for entertainment and communication is changing the architecture of your electronic devices. And Cadence is providing key IPs necessary for SoC developers to quickly bring their products to market. Today Cadence is unveiling its first-silicon results for both DDR4 and LPDDR4 IP on TSMC's 16nm FinFET Plus (16FF+) process, with test chips operating at 3200Mbps. This speed can support the computation requirements for tomorrow’s high-resolution video and data bandwidth requirements of mobile, cloud, and networking devices. Figure 1 shows the fully integrated LPDDR4 package-on-package (POP) test chip and memory.
To read the full article, click here
Related Semiconductor IP
- DDR4 IO for memory PHY, 3200Mbps on SMIC 40nm
- DDR5 & DDR4 COMBO IO for memory controller PHY, 4800Mbps on TSMC 12nm
- DDR4 & LPDDR4 COMBO IO for memory controller PHY, 3200Mbps on TSMC 22nm
- DDR3 and DDR4 Controller and PHY on TSMC 12nm
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR5/4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
Related Blogs
- HiSilicon collaborates with Cadence on DDR4 PHY IP for TSMC 16FF
- Cadence Memory IP for LPDDR4 Certified in TSMC 16FFC
- DDR4 & LPDDR4: The Race Is On!
- See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+
Latest Blogs
- Cadence Powers AI Infra Summit '25: Memory, Interconnect, and Interface Focus
- Integrating TDD Into the Product Development Lifecycle
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
- MIPI CCI over I3C: Faster Camera Control for SoC Architects
- aTENNuate: Real-Time Audio Denoising