NXP Introduces Tensilica HiFi 4 DSP-based Platforms to Secure IoT Edge Devices
Trust. Privacy. Confidentiality. These are three important concerns for designers of IoT edge devices. Today NXP announced that they are addressing these concerns with two new platforms that feature secure execution environment (SEE) to give developers access to “unprecedented” security capabilities.
These platforms provide a multi-layered, hardware-enabled protection scheme to secure IoT edge devices and cloud-to-edge connections. This security, more and more, requires voice activation and recognition. The Cadence Tensilica HiFi 4 DSP “enables efficient local audio pre-processing, immersive 3D audio playback and voice-enables experience.” Our HiFi 4 DSP enhances the NXP platforms’ machine learning (ML) experience with 4x 32-bit MACs, vector FPU, 256-bit wide access bus, and DSP extensions for special activation functions.
Yes, machine learning is being designed in everywhere these days. No longer can edge devices just gather data and send it to the cloud. Edge devices need to be smart, and do a lot of the processing on the spot. After all, not all edge applications are Wi-Fi enabled or can rely on consistent communications.
To read the full article, click here
Related Semiconductor IP
- 5G IoT DSP
- 5G RAN DSP
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)
- Compact High-Speed 32-bit CPU Core with DSP
- 16-bit fixed-point general purpose DSP
Related Blogs
- Linux-Based Audio Platform with Cadence Tensilica HiFi 5
- Enkl Sound Elevates Audio Tech with Tensilica HiFi DSP for Unmatched Excellence
- Tensilica 4th generation DSP IP is a VPU
- NXP Being Asset-Stripped By Private Equity Owners
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power