NVMe VIP: Verification Features
January 13, 2016
I ended my last blog post with a more-or-less complete NVMe VIP test-case example, trying to show everything from basic setup to doing an NVM Write followed by a Read. We are going to change gears a bit here, moving from the NVMe commands to some of the VIP features that are available to assist in your testing.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Blogs
- Managing NVME Verification Complexity
- Cache Coherent Verification - New Features in AMBA CHI
- Verifying Wi-Fi Extender Features for Enterprise Networks
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!