Verifying Wi-Fi Extender Features for Enterprise Networks
Device testing for a leading wireless chipmaker.
Project Background
The customer selected T&VS to perform rigorous testing of their Wi-Fi extender on various platforms for both anechoic and open air environments. Different security combinations and their access restrictions would also need to be tested.
The T&VS Technical Solution
Based on a feature specification document provided by the client, T&VS prepared a detailed test plan along with a comprehensive list of test cases. T&VS developed test cases for testing WPS, WEP, dot1x, wpa2, AES, TKIP and ccmp cipher features.
For testing Wi-Fi features, we used both anechoic chambers for no interference and an open lab environment, where we mainly executed the spec conformance test cases. In the first phase, we executed L1/L2 cases to check basic validation and then we executed a second phase for long runs. We achieved 100% functional coverage on time.
The Delivery Model
T&VS deployed engineers at client location to work closely with them. The project was executed in two phases. Deliverables are reviewed at the end of each phase.
The Results
After the first cycle of execution, T&VS was able to reduce the execution time for functional coverage by a month. By revamping the test plans with broader customer use cases coverage, T&VS provides regular detailed functional coverage reports to the client.
The Client Benefits
- 100% functional coverage closure
- Comprehensive sign-off procedure for all unit level test deliverables, Specifications and Documents
- Ensuring that Client was able to meet challenging product release schedules CASE
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- Hyper-Bandwidth Multichannel Memory Subsystem
Related Blogs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced Features
- Formally verifying protocols
- Hogan explains the fundamental market drivers for On-Chip Networks
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP