Cache Coherent Verification - New Features in AMBA CHI
May 31, 2021
Coherent Hub Interface, popularly known as CHI, is an Interface specification that is part of 5th generation of AMBA® protocols (AMBA® 5) from Arm, released in 2013. AMBA® 5 CHI defines the interfaces for connection of fully coherent processors and dynamic memory controllers, to high performance non-blocking interconnects.
AMBA®CHI-E built on top of existing AMBA® CHI-D (Issue D) specification (refer to our blog on AMBA®CHI-D), introduces the support for– a set of new transactions, exclusive access features, transaction optimizations, series of performance throughput improvement features and key Arm architecture features.
Some of the new features include:
To read the full article, click here
Related Semiconductor IP
- Verification IP for Arm AMBA CHI Protocol
- Simulation VIP for AMBA CHI
- AMBA 5 CHI Verification IP
- AMBA 5 CHI Verification IP
- AMBA 5 CHI Synthesizable Transactor
Related Blogs
- Synopsys AMBA CHI C2C System Verification Solutions
- A Comparison on Different AMBA 5 CHI Verification IPs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
Latest Blogs
- Silicon Insurance: Why eFPGA is Cheaper Than a Respin
- One Bit Error is Not Like Another: Understanding Failure Mechanisms in NVM
- Introducing CoreCollective for the next era of open collaboration for the Arm software ecosystem
- Integrating eFPGA for Hybrid Signal Processing Architectures
- eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity