Cache Coherent Verification - New Features in AMBA CHI
May 31, 2021
Coherent Hub Interface, popularly known as CHI, is an Interface specification that is part of 5th generation of AMBA® protocols (AMBA® 5) from Arm, released in 2013. AMBA® 5 CHI defines the interfaces for connection of fully coherent processors and dynamic memory controllers, to high performance non-blocking interconnects.
AMBA®CHI-E built on top of existing AMBA® CHI-D (Issue D) specification (refer to our blog on AMBA®CHI-D), introduces the support for– a set of new transactions, exclusive access features, transaction optimizations, series of performance throughput improvement features and key Arm architecture features.
Some of the new features include:
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for AMBA CHI
- AMBA 5 CHI Verification IP
- AMBA 5 CHI Verification IP
- AMBA 5 CHI Synthesizable Transactor
- AMBA 5 CHI Assertion IP
Related Blogs
- Synopsys AMBA CHI C2C System Verification Solutions
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA