PCIe 4.0: A Quick Primer on New Features
‘Big Data’, ‘IoT’, ‘Mobile’, ‘Networking’ and ‘Storage’ applications are the key drivers for next generation high-performance systems. To meet the bandwidth requirement of the emerging applications, it was required to either increase the lane width or speed. Increasing the lane width isn’t cost effective and thus increasing speed is the best viable option. PCIe 4.0 has doubled the per lane throughput to 16GT/s, compared to 8GT/s for PCIe 3.0, delivering higher performance without increasing the lane width.
PCIe 4.0 architecture is backward compatible to previous generations of PCIe. Devices designed for previous generations will still operate correctly with the new technology. The figure below shows the evolution of PCIe specifications.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Blogs
- What Are Digital Twins? A Primer on Virtual Models
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- FPGA Chiplets Get a Power and Cost Makeover Thanks to New Partnership
- Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced Features
Latest Blogs
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
- The Rise of Physical AI: When Intelligence Enters the Real World
- Can Open-Source ISAs Catalyze Smart Manufacturing?
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
- Heterogeneous Multicore using Cadence IP