API Paves Road for Multicore SoCs
A new API from the Multicore Association eases the job of programming increasingly heterogeneous embedded processors.
Until roughly a decade ago, processors consisted of a single core. Performance increases were largely driven by frequency scaling. Since then, processor architectures have undergone significant changes to lower power consumption and optimize performance.
To satisfy the demand for high performance even in small devices, hardware manufactures increasingly provide specialized accelerators for compute-intensive tasks. Many chips for embedded systems not only have an integrated graphics processing unit beside the main processor, but also contain additional hardware such as digital signal processors or programmable logic devices.
The trend towards heterogeneity is expected to continue. One recent study said heterogeneous systems provide an effective way of responding to the ever-increasing demand for computing power. A separate report published by the IEEE said heterogeneous architectures will remain one of the top challenges in computer science until 2022.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Intel’s Atom-based Tunnel Creek SOC with integrated PCIe interface opens new era for embedded developers
- How many people does it take to design an SoC? - Redux. Building brains with processors.
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- Jeff Bier's Impulse Response - Mobile Application Processors Shift to Embedded Applications
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA