MIPI UniPro through eyes of PCI Express
Sometime last week, I noticed that I had a missed call from an unknown number. Curious to know who the caller was, I called back. To my pleasant surprise it was one of my ex-senior colleagues, Sarvesh. It had been a long time since we'd spoken to each other. After a quick general chat, the conversation turned to technology.
We recalled the old days of working on PCI Express; those debates we would have over Advisory non fatal error reporting in the Advanced Error Reporting (AER )1.1 part of the PCI Express specification. The AER was a challenge in terms of specification interpretation. But, Sarvesh was adept at it. I learnt a lot from him. A perspective that he provided which I still cherish is his question: What will a particular inference in case of ambiguities translate to, in real world? Often this question helped us discover “why things are the way they are” and resolve the ambiguities.
Related Semiconductor IP
- Mipi Unipro Verification IP
- Simulation VIP for MIPI UniPro
- MIPI UniPro Verification IP
- MIPI Unipro Synthesizable Transactor
- MIPI UniPro IIP
Related Blogs
- MIPI UniPro through eyes of PCI Express
- How PCI Express Gives AI Accelerators a Super-Fast Jolt of Throughput
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
- Interface Protocols, USB3, PCI Express, MIPI, DDRn... the winner and losers in 2013
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA