MIPI UniPro through eyes of PCI Express
Sometime last week, I noticed that I had a missed call from an unknown number. Curious to know who the caller was, I called back. To my pleasant surprise it was one of my ex-senior colleagues, Sarvesh. It had been a long time since we'd spoken to each other. After a quick general chat, the conversation turned to technology.
We recalled the old days of working on PCI Express; those debates we would have over Advisory non fatal error reporting in the Advanced Error Reporting (AER )1.1 part of the PCI Express specification. The AER was a challenge in terms of specification interpretation. But, Sarvesh was adept at it. I learnt a lot from him. A perspective that he provided which I still cherish is his question: What will a particular inference in case of ambiguities translate to, in real world? Often this question helped us discover “why things are the way they are” and resolve the ambiguities.
Related Semiconductor IP
- MIPI Unipro v1.6 Controller IP, Compatible with M-PHY and UFS
- MIPI UniPro IP
- MIPI UniPro IP for reliable, high-performance and low power link between devices in mobile devices
- MIPI UniPro Stack - v1.6
- MIPI Unipro v1.8 Controller IP, Compatible with M-PHY and UFS
Related Blogs
- MIPI UniPro through eyes of PCI Express
- How PCI Express Gives AI Accelerators a Super-Fast Jolt of Throughput
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
- Interface Protocols, USB3, PCI Express, MIPI, DDRn... the winner and losers in 2013
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?