Novel Microprocessor-based Physical Unclonable Function Demonstrated
October 11, 2012
The Secure Embedded Systems (SES) lab in the Center for Embedded Systems for Critical Applications (CESCA) at Virginia Tech, has demonstrated a novel Physical Unclonable Function (PUF), implemented in a microprocessor. An on-chip PUF is an integrated structure that creates a chip-unique response. It can be used to uniquely distinguish one single chip among a large population of identical chips. PUFs are used for cryptographic key generation, and for authentication. Most of the existing PUF designs, however, consume a high amount of silicon resources and/or energy. This makes them less useful for embedded implementations.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Secret Key Generation with Physically Unclonable Functions
- Physically Unclonable Functions as a Solid Foundation of Platform Security Architecture
- Physical IP network effects
- Will Flexible ASSPs Meet Up With Fixed Function FPGAs?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?