Secret Key Generation with Physically Unclonable Functions
Yesterday, I wrote about automotive security from a big-picture level. Today let's drop down and look at some implementation approaches from the chip level. This comes from Thomas Kallstenious, who is imec's program director for security. At the imec Technology Forum, which is always the afternoon before SEMICON West, he presented some of what they are up to with some teasing hints that there would be more next year.
Physically Unclonable Functions
One problem with chip-level security is that all chips are the same. Foundries invest billions of dollars to make it so. That makes it hard to stop a successful penetration of one chip making other chips vulnerable to whatever it was you found out: you read the secret master key, for example.
To read the full article, click here
Related Semiconductor IP
- RC OSCILLATOR WITH 64-BIT PUF
- PUF Base/Premium
- PUF FPGA-X Base/Premium
- PUF Base/Premium - Software
- PUF Security
Related Blogs
- CEO Interview with Cyril Sagonero of Keysom
- ARM and GlobalFoundries: a key relationship in the future
- IP-SoC Conference - Developments in the Semiconductor IP Industry in a Key Hotbed of Technology
- Intel Q2 Financial Secret: "Shhhh...We're on Allocation"
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA