Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
The initial focus of the Portable Test and Stimulus Standard (PSS) was pre-silicon verification – even if the community, from the beginning, envisioned re-using pre-silicon test content in post-silicon. In this blog post, we will cover new use cases with PSS toward ATE: i.e., Automated Test Equipment typically used in production tests.
The Challenge
The ever-increasing design complexity of technology nodes and new packaging technologies for digital devices has led to a new class of device failures and, consequently, new testing approaches and innovative thinking to overcome the time-to-market pressure of today. These new demands are observed in all value chain steps and push the once silo-based disciplines, such as pre-silicon verification and ATE, to work together.
On the ATE side, the typical production test content is currently dominated by structural tests. However, while the structural test is the foundation for systematic test coverage according to targeted fault models, there is a growing need for functional tests to reach high volume readiness. Accordingly, there is a trend for an increasing amount of functional tests – further amplified by the rising quality expectations in diverse applications (e.g., automotive, data center, high-margin consumer products).
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Portable Stimulus: The Next Big Leap In SoC Verification
- High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- Evaluating Spatial Audio - Part 2 - Creating and Curating Content for Testing
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status