Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
The initial focus of the Portable Test and Stimulus Standard (PSS) was pre-silicon verification – even if the community, from the beginning, envisioned re-using pre-silicon test content in post-silicon. In this blog post, we will cover new use cases with PSS toward ATE: i.e., Automated Test Equipment typically used in production tests.
The Challenge
The ever-increasing design complexity of technology nodes and new packaging technologies for digital devices has led to a new class of device failures and, consequently, new testing approaches and innovative thinking to overcome the time-to-market pressure of today. These new demands are observed in all value chain steps and push the once silo-based disciplines, such as pre-silicon verification and ATE, to work together.
On the ATE side, the typical production test content is currently dominated by structural tests. However, while the structural test is the foundation for systematic test coverage according to targeted fault models, there is a growing need for functional tests to reach high volume readiness. Accordingly, there is a trend for an increasing amount of functional tests – further amplified by the rising quality expectations in diverse applications (e.g., automotive, data center, high-margin consumer products).
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- Three Smart Steps to Quickly Test a Register Map for Your Entire SoC
- Portable Stimulus: The Next Big Leap In SoC Verification
- High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
- Evaluating Spatial Audio - Part 2 - Creating and Curating Content for Testing
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power