Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
The initial focus of the Portable Test and Stimulus Standard (PSS) was pre-silicon verification – even if the community, from the beginning, envisioned re-using pre-silicon test content in post-silicon. In this blog post, we will cover new use cases with PSS toward ATE: i.e., Automated Test Equipment typically used in production tests.
The Challenge
The ever-increasing design complexity of technology nodes and new packaging technologies for digital devices has led to a new class of device failures and, consequently, new testing approaches and innovative thinking to overcome the time-to-market pressure of today. These new demands are observed in all value chain steps and push the once silo-based disciplines, such as pre-silicon verification and ATE, to work together.
On the ATE side, the typical production test content is currently dominated by structural tests. However, while the structural test is the foundation for systematic test coverage according to targeted fault models, there is a growing need for functional tests to reach high volume readiness. Accordingly, there is a trend for an increasing amount of functional tests – further amplified by the rising quality expectations in diverse applications (e.g., automotive, data center, high-margin consumer products).
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Three Smart Steps to Quickly Test a Register Map for Your Entire SoC
- Demystifying the Qualification Process for Automotive Certification: ISO 26262 Compliance for CSI IP Products and Reliability Testing
- Evaluating Spatial Audio - Part 2 - Creating and Curating Content for Testing
- Intel's Borkar hints at future of SoC architecture and semiconductor test
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?