Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
The initial focus of the Portable Test and Stimulus Standard (PSS) was pre-silicon verification – even if the community, from the beginning, envisioned re-using pre-silicon test content in post-silicon. In this blog post, we will cover new use cases with PSS toward ATE: i.e., Automated Test Equipment typically used in production tests.
The Challenge
The ever-increasing design complexity of technology nodes and new packaging technologies for digital devices has led to a new class of device failures and, consequently, new testing approaches and innovative thinking to overcome the time-to-market pressure of today. These new demands are observed in all value chain steps and push the once silo-based disciplines, such as pre-silicon verification and ATE, to work together.
On the ATE side, the typical production test content is currently dominated by structural tests. However, while the structural test is the foundation for systematic test coverage according to targeted fault models, there is a growing need for functional tests to reach high volume readiness. Accordingly, there is a trend for an increasing amount of functional tests – further amplified by the rising quality expectations in diverse applications (e.g., automotive, data center, high-margin consumer products).
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related Blogs
- Portable Stimulus: The Next Big Leap In SoC Verification
- High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
Latest Blogs
- The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
- Reimagining Chip Design - From Spec to Signoff with Cadence AI Super Agents
- The Architectural Evolution of 16GHz PLLs for Next-Gen AI and SerDes SoCs
- Considerations When Architecting Your Next SoC: NoCs with Arteris
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications