Instruction Decoders: RISC vs CISC
December 17, 2020
In my post The Start of the Arm Era I said that it feels like something significant is changing. There's something Arm-y in the air. Suddenly Arm is faster than all x86 processors except the highest end of AMD's line. But why now? The three big announcements have been:
- Amazon AWS's Graviton 2 (from its Annapurna subsidiary)
- Arm's own Cortex-X1 (see my post Arm Goes for It)
- Apple's M1 (also covered in Arm Goes for It)
I think that there are two reasons for this flurry of activity. One business. One technical.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related Blogs
- A custom RISC-V vector instruction to accelerate structured-sparse matrix multiplications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Effectively hiding sensitive data with RISC-V Zk and custom instructions
- The Semiconductor World vs TSMC vs EDA
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172