Instruction Decoders: RISC vs CISC
December 17, 2020
In my post The Start of the Arm Era I said that it feels like something significant is changing. There's something Arm-y in the air. Suddenly Arm is faster than all x86 processors except the highest end of AMD's line. But why now? The three big announcements have been:
- Amazon AWS's Graviton 2 (from its Annapurna subsidiary)
- Arm's own Cortex-X1 (see my post Arm Goes for It)
- Apple's M1 (also covered in Arm Goes for It)
I think that there are two reasons for this flurry of activity. One business. One technical.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
Related Blogs
- A custom RISC-V vector instruction to accelerate structured-sparse matrix multiplications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Effectively hiding sensitive data with RISC-V Zk and custom instructions
- The Semiconductor World vs TSMC vs EDA
Latest Blogs
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production