The Semiconductor World vs TSMC vs EDA
September 3, 2009
In my previous blog on the EDA CEO panel at #46DAC, I was very disappointed to hear some of the smartest men in our industry agree that the only way to increase semiconductor design enablement (EDA) revenues is to increase overall semiconductor revenues. Talk about a complete lack of respect for the innovative people who support them, when in fact executives like themselves, and even themselves, continue to minimize this industry through irresponsible pricing practices (Smorgasbored Pricing), thoughtless litigation (CDNS vs AVNT, MENT vs CDNS, SNPS vs LAVA), and egocentric behavior, which results in a colossal failure of common sense.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Should More Semiconductor, EDA Startups Look to Kickstarter?
- Special Report: Buying And Selling EDA Companies
- TSMC on Semiconductor IP Quality
- EDA: Not Like Semiconductor Equipment
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?