HPSC: RISC-V in Space
NASA needs a new computer. Being NASA, of course, this has an acronym, HPSC. Unusually for NASA, this has four letters, not three. Remember back in the Apollo program (assuming you were born) when we all knew what TLI, LEM, and all the rest stood for? HPSC stands for High Performance Space Computer. The plan is that in the future, everything that NASA and JPL (NASA Jet Propulsion Laboratory in Pasadena, CA) will be HPSC-based, but there is also an expectation that it will have commercial applications such as in aviation. Space missions are largely autonomous, and that requires computer power. Lots of it. Very early on, it was decided that the new HPSC would use RISC-V for its ISA, not something proprietary or something NASA/JPL created themselves. In fact, I think it most unlikely that anyone will ever again define an ISA that is not RISC-V based.
To read the full article, click here
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
Related Blogs
- NASA Uses RISC-V Vector Spec to Soup Up Space Computers
- NOEL-V: A RISC-V Processor for High-Performance Space Applications
- RISC-V Summit US 2023: CHERI in full bloom!
- From vision to reality in RISC-V: Interview with Karel Masarik
Latest Blogs
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters