HPSC: RISC-V in Space
NASA needs a new computer. Being NASA, of course, this has an acronym, HPSC. Unusually for NASA, this has four letters, not three. Remember back in the Apollo program (assuming you were born) when we all knew what TLI, LEM, and all the rest stood for? HPSC stands for High Performance Space Computer. The plan is that in the future, everything that NASA and JPL (NASA Jet Propulsion Laboratory in Pasadena, CA) will be HPSC-based, but there is also an expectation that it will have commercial applications such as in aviation. Space missions are largely autonomous, and that requires computer power. Lots of it. Very early on, it was decided that the new HPSC would use RISC-V for its ISA, not something proprietary or something NASA/JPL created themselves. In fact, I think it most unlikely that anyone will ever again define an ISA that is not RISC-V based.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- NASA Uses RISC-V Vector Spec to Soup Up Space Computers
- Winning Embedded World Best in Show for RISC-V Functional Safety Processor
- NOEL-V: A RISC-V Processor for High-Performance Space Applications
- RISC-V Summit US 2023: CHERI in full bloom!
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA