HPSC: RISC-V in Space
NASA needs a new computer. Being NASA, of course, this has an acronym, HPSC. Unusually for NASA, this has four letters, not three. Remember back in the Apollo program (assuming you were born) when we all knew what TLI, LEM, and all the rest stood for? HPSC stands for High Performance Space Computer. The plan is that in the future, everything that NASA and JPL (NASA Jet Propulsion Laboratory in Pasadena, CA) will be HPSC-based, but there is also an expectation that it will have commercial applications such as in aviation. Space missions are largely autonomous, and that requires computer power. Lots of it. Very early on, it was decided that the new HPSC would use RISC-V for its ISA, not something proprietary or something NASA/JPL created themselves. In fact, I think it most unlikely that anyone will ever again define an ISA that is not RISC-V based.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Closing the Gap in SoC Open Standards with RISC-V
- Success in the consumer space: Imagination's ongoing story
- Design for differentiation: architecture licenses in RISC-V
- SiFive - The Market Leader In RISC-V Vectors
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?