RISC-V Summit US 2023: CHERI in full bloom!
RISC-V Summit US 2023 did not disappoint. With more than 1,000 attendees over 3 days, our team was full on. After announcing our 700 family and the first ever commercial implementation of CHERI a couple of weeks before the event, we were prepared for what was, we believe, the best RISC-V event we’ve ever attended. From keynotes to tech talks, 101 sessions, demos, and activities at our booth, there is no doubt. RISC-V is inevitable, RISC-V is everywhere, but most importantly, RISC-V is here. We highlighted 3 themes that make RISC-V a reality: customization, automation, and security.
Customization is the way to go
Customization is our thing at Codasip, and it is fantastic to see such a growing interest in customization capabilities. On Tuesday morning the keynote by Meta highlighted the potential of RISC-V, insisting on how the standard considered custom extensions from its inception. The degrees of optimization provided vary from one RISC-V IP vendor to another – it was good to see Codasip mentioned as the company providing most design freedom to our customers thanks to our unique CodAL + Codasip Studio technology – and this is an important factor to understand. Our very own Mike Eftimakis recently wrote a blog on this specific topic. There is no one-size-fits-all approach to processor optimization. From configuration to full customization, Mike explained the different benefits and use cases and how to combine all three of them to achieve specific PPA goals.
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related Blogs
- Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in Munich
- Design for differentiation: architecture licenses in RISC-V
- SiFive - The Market Leader In RISC-V Vectors
- 5 things I will remember from the 2022 RISC-V Summit
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview