How Is the Semiconductor Industry Handling Scaling: Is Moore's Law Still Alive?
The chip design industry is going through exciting times. Process nodes with smaller geometries have always enticed chip manufacturers and OEMs, as it helps integrate more functionality over SoC. This reduction in the process nodes has been predicted by Moore's law and achieved through scaling rules as per Dennard's law.
Moore's law held for decades, but with the effective upper bound of clock frequencies, quantum tunneling and interconnects limitations, etc., it is on the deathbed. In addition, as shown in the figure, maximum clock frequency has decreased, and even single-thread performance improvements have slowed considerably.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- A Trillion-Dollar Industry: How AI Is Reinventing EDA and Semiconductors
- How Physical AI Is Redefining the Automotive Industry
- Scaling for Success: How Weebit is Preparing for its Next Phase of Growth
- How is RISC-V’s open and customizable design changing embedded systems?
Latest Blogs
- Pioneering Secure-by-Design in the Age of the European CRA
- Overcoming power management IP challenges
- Running OpenCode with llama.cpp and Qwen 3.5 on E-Series
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus