A Trillion-Dollar Industry: How AI Is Reinventing EDA and Semiconductors
When you gather a group of bright semiconductor folks in the middle of San Francisco and ask them what’s the biggest future challenge they’ll face, you’re bound to get a bunch of interesting answers. That was the case at a recent AI-themed panel hosted by Renesas outside the Moscone Center on the edges of SEMICON West.
Thoughts ranged widely. There was Advantest’s Ira Leventhal, citing the challenge of getting semiconductor industry players to share more design data so everyone can learn faster—something of a nirvana situation which may, or may not, ever be possible. Sailesh Chittipeddi from Renesas talked about the need to optimize the power efficiency of complex AI applications to radically reduce the amount of energy consumed. And Synopsys’ own Shankar Krishnamoorthy considered the cost of increased chip design complexity and how generative AI (GenAI) could have a major positive impact on the electronic design automation (EDA) industry over the next five years.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- How SiFive is Driving AI and Datacenter Innovation
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform