IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)
I will share with you the most interesting I have heard during IP-SoC 2010, last December in Grenoble. Today, let’s summarize what I heard about the future of the IP business. The presentation was done by Gartner, in the “Auditorium” (largest room). It first started with the results for 2010, and I took some notes, as you can see the business figures are very informative:
- Overall IP business growth (2010/2009) was +24.8%, for a total of $1677M
- IP licensing (50% of total) grew by 20%, royalties (42%) grew by +31% and maintenance/services (8%) by 25%.
This “forecast” is useful, as well as some trends proposed by Gartner about the IP market:
- Innovation is moving from chip level to system level was the clear message. Or, if you prefer, be prepared to provide not only a piece of H/W to be used within a chip, but a more complete solution integrating several pieces of H/W, the drivers for these, and the S/W at system level. (We will come back to this in a next post).
- In Automotive and Industrial, the IP usage will be growing from being 5 to 10% of a chip to 30 to 40% within 3-5 years.
- In Wireless, IP usage will double and pass from 20% today to 40% in 2013/14.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- The Link Between Cars and Smartphones: How MIPI Protocol IP Is Helping the Auto Industry Shape Its Future
- The Advancements of DDR5: How it Stacks Up Against DDR4
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?