Want to know the three lessons for GLOBALFOUNDRIES from its 28nm high-K, metal-gate development?
September 1, 2011
Yesterday, I attended the Global Technology Conference, a chip-making extravaganza underwritten by GLOBALFOUNDRIES and its partners. Got several blog posts to write about this information-packed day but thought I’d start with the three lessons that GLOBALFOUNDRIES learned from its 28nm high-K, metal-gate development, as told by Gregg Bartlett, Senior VP of Technology and Engineering at GLOBALFOUNDRIES.
Here are the lessons:
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- 28nm Ramp Starts At Globalfoundries
- Globalfoundries 22FDX Technology Shows Advantages in PPA over 28nm Node
- 28nm-SLP technology - The Superior Low Power, GHz Class Mobile Solution
- STMicroelectronics to give Globalfoundries a go
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?