Want to know the three lessons for GLOBALFOUNDRIES from its 28nm high-K, metal-gate development?
September 1, 2011
Yesterday, I attended the Global Technology Conference, a chip-making extravaganza underwritten by GLOBALFOUNDRIES and its partners. Got several blog posts to write about this information-packed day but thought I’d start with the three lessons that GLOBALFOUNDRIES learned from its 28nm high-K, metal-gate development, as told by Gregg Bartlett, Senior VP of Technology and Engineering at GLOBALFOUNDRIES.
Here are the lessons:
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related Blogs
- 28nm Ramp Starts At Globalfoundries
- Globalfoundries 22FDX Technology Shows Advantages in PPA over 28nm Node
- 28nm-SLP technology - The Superior Low Power, GHz Class Mobile Solution
- UMC versus GLOBALFOUNDRIES