Want to know the three lessons for GLOBALFOUNDRIES from its 28nm high-K, metal-gate development?
September 1, 2011
Yesterday, I attended the Global Technology Conference, a chip-making extravaganza underwritten by GLOBALFOUNDRIES and its partners. Got several blog posts to write about this information-packed day but thought I’d start with the three lessons that GLOBALFOUNDRIES learned from its 28nm high-K, metal-gate development, as told by Gregg Bartlett, Senior VP of Technology and Engineering at GLOBALFOUNDRIES.
Here are the lessons:
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- 28nm Ramp Starts At Globalfoundries
- Globalfoundries 22FDX Technology Shows Advantages in PPA over 28nm Node
- 28nm-SLP technology - The Superior Low Power, GHz Class Mobile Solution
- UMC versus GLOBALFOUNDRIES
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing