Functional Coverage Plan Management - What's the Secret Sauce?
March 3, 2014
Verification completeness of design functionality is a very important aspect for verification engineer. You could say it is almost as important as food is to life!
One very important metric towards verification completeness is functional coverage. Functional coverage is a guide for directing verification completeness and convergence, by identifying covered and uncovered portions of the design. However, defining coverage can be quite a tedious process, especially when dealing with a complex design. So whats our secret sauce to solve this problem? Read on to find out.
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Increasing Verification Productivity Through Automation of Functional Coverage Management
- The Role of Coverage in Formal Verification, Part 1 of 3
- In Verification, Failing to Plan = Planning to Fail
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA