Functional Coverage Plan Management - What's the Secret Sauce?
Verification completeness of design functionality is a very important aspect for verification engineer. You could say it is almost as important as food is to life!
One very important metric towards verification completeness is functional coverage. Functional coverage is a guide for directing verification completeness and convergence, by identifying covered and uncovered portions of the design. However, defining coverage can be quite a tedious process, especially when dealing with a complex design. So whats our secret sauce to solve this problem? Read on to find out.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Increasing Verification Productivity Through Automation of Functional Coverage Management
- The Role of Coverage in Formal Verification, Part 1 of 3
- In Verification, Failing to Plan = Planning to Fail
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms