Increasing Verification Productivity Through Automation of Functional Coverage Management
Functional coverage plays a very important role in verifying the completeness of a design. However customizing a coverage plan for different chips, users, specification versions etc is a very tedious process especially when dealing with a complex design.Quite often a verification engineer needs to customize the coverage plan. Customization might be required as the coverage plan can vary amongst multiple users. Additionally, users might need to reflect regular updates in specifications in the coverage plan. Making all these changes in the source coverage code leads to conflicts and confusion amongst different users and projects. Managing the above stated issues is one of the most challenging and time consuming tasks a verification engineer faces today.
This blog/article describes a simple methodology which addresses all the above issues, using the concept of inheritance. This customization methodology can be used across all protocols.
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related Blogs
- Functional Coverage Plan Management - What's the Secret Sauce?
- Leveraging AI to Optimize the Debug Productivity and Verification Throughput
- The Role of Coverage in Formal Verification, Part 1 of 3
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design