Increasing Verification Productivity Through Automation of Functional Coverage Management
Functional coverage plays a very important role in verifying the completeness of a design. However customizing a coverage plan for different chips, users, specification versions etc is a very tedious process especially when dealing with a complex design.Quite often a verification engineer needs to customize the coverage plan. Customization might be required as the coverage plan can vary amongst multiple users. Additionally, users might need to reflect regular updates in specifications in the coverage plan. Making all these changes in the source coverage code leads to conflicts and confusion amongst different users and projects. Managing the above stated issues is one of the most challenging and time consuming tasks a verification engineer faces today.
This blog/article describes a simple methodology which addresses all the above issues, using the concept of inheritance. This customization methodology can be used across all protocols.
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- Functional Coverage Plan Management - What's the Secret Sauce?
- Leveraging AI to Optimize the Debug Productivity and Verification Throughput
- The Role of Coverage in Formal Verification, Part 1 of 3
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms