Increasing Verification Productivity Through Automation of Functional Coverage Management
Functional coverage plays a very important role in verifying the completeness of a design. However customizing a coverage plan for different chips, users, specification versions etc is a very tedious process especially when dealing with a complex design.Quite often a verification engineer needs to customize the coverage plan. Customization might be required as the coverage plan can vary amongst multiple users. Additionally, users might need to reflect regular updates in specifications in the coverage plan. Making all these changes in the source coverage code leads to conflicts and confusion amongst different users and projects. Managing the above stated issues is one of the most challenging and time consuming tasks a verification engineer faces today.
This blog/article describes a simple methodology which addresses all the above issues, using the concept of inheritance. This customization methodology can be used across all protocols.
Related Semiconductor IP
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
Related Blogs
- Functional Coverage Plan Management - What's the Secret Sauce?
- Leveraging AI to Optimize the Debug Productivity and Verification Throughput
- The Role of Coverage in Formal Verification, Part 1 of 3
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- Why Post-Quantum Cryptography Doesn’t Replace Classical Cryptography
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- Heterogeneous NPU Data Movement Tax: Intel's Own Slides Tell the Story
- PQMicroLib-Core now supports PSA Certified Crypto API
- Imagination Demonstrates DirectX Gaming on D-Series GPUs