Ethernet Time-Sensitive Network (TSN): A Boon for Automotive Audio-Video Bridging (AVB) Applications
Autonomous cars, vehicle communication and infotainment electronic systems are prevalent in today’s automobiles and everyday life. But, what does this mean for SoCs today?
Growing consumer requirements for today’s mainstream car models include the need for high end cameras, advanced safety features, advanced infotainment systems, smartphone connectivity, etc. Making easy–to-use, precise, reliable systems for safety and comfort is both a challenge and an opportunity for the automotive industry. Recent developments in Ethernet technology have made it the preferred technology of choice for helping to build dependable automotive features.
Ethernet Audio Video Bridging / Time Sensitive Networking (AVB/TSN) is a common name for the set of IEEE 802 Ethernet sub-standards developed by AVB Task Group of the IEEE 802.1 standards committee. These standards aim to address determinism and quality of service without compromising the strengths of Ethernet such as interoperability.
To read the full article, click here
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
Related Blogs
- HDMI 2.1: Channeling the GenX Audio Video Experience
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
- Ethernet Time-Sensitive Network (TSN): Synopsys Verification Solution for Complex TSN Specifications
- IEEE 802.1ASdm-2024 Becomes an IEEE Standard – Advancing Time-Sensitive Networking
Latest Blogs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Accelerating Development Cycles and Scalable, High-Performance On-Device AI with New Arm Lumex CSS Platform
- Desktop-Quality Ray-Traced Gaming and Intelligent AI Performance on Mobile with New Arm Mali G1-Ultra GPU
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow