Differentiation Through Hardware is Not Going Away
Last week at DVCon there was a panel discussion called "The Resurgence of Chip Design," which Richard Goering summarizes very well in his blog post "Will Differentiation Through Software Kill Chip Design?"
The short answer is that hardware design is not going away, but that the costs and risks associated with it need to be reduced. Of course SoC verification is typically the largest contributor to hardware design costs, and its costs increase with the effort to reduce risk. One recommended approach to this was to utilize a "multiple platform" approach, where a chip is assembled using pre-verified IP subsystems. This approach simultaneously reduces risk along with design cost - a win-win for any hardware design team. But this approach also reduces the ability to differentiate through hardware.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Moore's Law is not Dead
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Is Arm Going Home?
- Processor architecture optimization is not a barrier for university researchers
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?