Coverage Models - Filling in the Holes for Memory VIP
Looking for a way to reduce effort defining and tracking functional verification goals in your Memory Controller/PHY and Subsystem Verification Project?
If you have not already deployed best practices of using Verification Plans, Functional and Timing Coverage Models in your Memory projects, learn why it is recommended…
Key Attributes of Functional and Timing Coverage Closure Flow
- Automated coverage report generation with the flexibility to specify the types different types of coverage to be enabled
- Automatic back annotation of coverage data into test plan, identifying progress against coverage goals
- Rapid identification of remaining coverage points linked to unencrypted source code, enabling faster coverage closure
- Users can extend the built-in coverage to add their own bins based on built-in VIP sampling events and groups or create their own groups with any sampling event or data
- Simulator based coverage utilities like the exclusion of bins/coverpoints/covergroups can be leveraged for the scenarios/settings not supported by IP/Subsystem
Synopsys Memory Models (VIP) have built-in verification plans, functional and timing coverage models to accelerate coverage closure. The coverage models are provided to help run complete verification scenarios across multiple combinations of configuration settings, mode register settings, features, and timing parameters.
Synopsys Memory VIP supports the latest ratified and draft specifications from standards organizations such as JEDEC, ONFi, SD, and SPI (DDR5, LPDDR5, DFI 5.0, HBM3, GDDR6, and NVDIMM-P/N) and native integrations and optimizations with VCS and Verdi.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related Blogs
- Vision-Language Models (VLM) – the next big thing in AI?
- CXL 3.1: What's Next for CXL-based Memory in the Data Center
- GDDR7: The Ideal Memory Solution in AI Inference
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility