Cadence Announces the First MIPI I3C Verification IP!
September 24, 2015
The MIPI Alliance has developed dozens of specifications, standardizing all interfaces of mobile devices that are now part of almost any smartphone. If you are reading this blog through a mobile device (as you probably are...), the text and graphics you see on your screen went through the MIPI DSI interface, and the picture or video you took earlier with the phone’s camera was captured through the MIPI CSI interface and saved on your memory flash card through MIPI UniPro interface, and so on…
The proliferation of sensors in mobile devices (accelerometer, gyroscope, light, pressure, and temperature sensors is a very partial list) led the MIPI alliance to develop a new standard for sensors interfaces: I3C
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- MIPI Creates the I3C Sensor Interface
- MIPI UniPro: Major Differentiating Features, Benefits and Verification Challenges
- Accelerate your MIPI CSI-2 Verification with a Divide and Conquer Approach
- Less is More With MIPI I3C
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?