AMBA LTI Verification IP for Arm System MMU
The AMBA LTI (Local Translation Interface) defines the point-to-point protocol between an I/O device and the TLBU (Translation Buffer Unit) of an Arm System Memory Management (SMMU). The LTI protocol is used by systems built based on the Arm System SMMUv3 architecture specification.
The LTI protocol defines three different channels to request a translation for each transaction coming from an I/O Device. Additionally, it defines interface management signals and credit signals for flow control. LA and LR channels can have multiple virtual channels, which enable one VC to progress when another is blocked to avoid deadlock scenarios and can result in higher bandwidth.
LTI Channel
The LTI interface contains the following channels:
- LA Request channel: Address and attributes that require translation are sent to the TBU.
- LR Response channel: Provides the translated address and attributes to the LTI device.
- LC Completion channel: LTI devices must provide information about completion to the TBU.
As shown in the following image, the LTI Manager sends the request on the LA channel for each transaction from the device, which requires a translated address. LTI-TBU component passes the translated address and response on the LR channel. LTI enables devices to directly request a translation for each transaction while leaving the TBU to manage the Translation Lookaside Buffer (TLB). If LTI-TBU does not have a translated address, it sends a request to the TCU component using DTI protocol and forwards the translated address to the LTI Manager. For each translation response, the LTI Manager sends a completion message using the LC channel.
To read the full article, click here
Related Semiconductor IP
- AXI Interconnect
- AP Memory UHS PSRAM Controller
- Winbond HyperRAM Controller
- RapidIO Verification IP (VIP)
- Bluetooth 5.3 Dual Mode PHY IP
Related Blogs
- Industry's First Verification IP for Arm AMBA CHI-G
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- Neoverse S3 System IP: A Foundation for Confidential Compute and Multi-chiplet Infrastructure SoCs
- System Verification of Arm Neoverse V2-Based SoCs
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+