Cadence Implementation Flow for an ARM Cortex-A73 at 10nm
October 10, 2016
Increasingly, taking an appropriate ARM® processor has become the standard way to pipe-clean a digital flow in a new process. ARM processors are widely used and are available at various levels of complexity. For 10nm (what TSMC calls N10), Cadence and ARM worked together to implement a Cortex®-A73 core, which is ARM's highest performance mobile processor. At TSMC's OIP Symposium recently, a joint presentation by Paddy Mamtora of Cadence and Shawn Hung of ARM went into the details.
There were several goals:
- Ensure ARM's next-generation CPU is optimized for advanced process
- Ensure EDA tools and ecosystem are ready for lead partners
- Provide feedback on PPA to ARM design teams
- Identify additional physical IP requirements for optimal PPA
- Accelerate adoption of next-generation process and associated flows
Related Blogs
- Arm Applies Cadence Cerebrus to Optimize PPA of Next-Gen 3nm Core Implementation
- System Verification of Arm Neoverse V2-Based SoCs
- Understanding PCIe 6.0 Shared Flow Control
- Cadence and Arm Are Building the Future of Infrastructure
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?