Arm Applies Cadence Cerebrus to Optimize PPA of Next-Gen 3nm Core Implementation
The world’s insatiable demand for data and its processing is leading to more innovations in the cloud and server infrastructure space. High-performance computing (HPC) and hyperscale customers demand improved cloud workload performance from CPUs without affecting the power and area. The industry needs efficient data center servers that deliver the maximum performance for today’s complex workloads.
Arm is a leader in CPU IP for server and infrastructure SoCs. Optimizing the power, performance, and area (PPA) of an Arm-based SoC has become challenging with the growing complexity of advanced nodes. Cadence collaborates with Arm and enables mutual customers to overcome these challenges and reduce their time to market. As part of that collaboration, Arm leveraged the Cadence Cerebrus Intelligent Chip Explorer to push the performance of their latest Neoverse V2 core with reduced effort and a fast time to results.
During CadenceLIVE Silicon Valley 2022, Arm mentioned the resulting improvements of enabling the Cadence Cerebrus solution in the existing Arm implementation flow. Starting from a mature baseline, this integration enabled Arm to improve PPA (38% reduction in leakage power, 1.7% improvements in utilization, and 3.2% improvement in total negative slack) as well as team productivity.
How Does Cadence Support Arm Neoverse V2-Based SoCs?
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- Cadence and Arm Are Building the Future of Infrastructure
- Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm
- EDA in the Cloud: Astera Labs, AWS, Arm, and Cadence Report
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms