A Confident ASIC Design Path through Co-Creation
The first blog in this series talked about the competitive benefits to differentiating OEM products in hardware as well as software, followed by a high-level view of our co-creation programs. In this blog I would like to talk a bit more about the way we at CEVA and Intrinsix approach collaboration with OEM and semiconductor, for a confident path to turnkey ASIC design or to wireless subsystem design. To illustrate, imagine the kind of SoC you might want to build for a wireless smart speaker or smart home entertainment system. Core to this system is an audio pipeline supporting voice processing for control commands and wireless connectivity through Wi-Fi and Bluetooth connectivity, where the BT connection could be for remote control or audio streaming. We also include on-chip RF for Bluetooth and WiFi. An overall block diagram is shown below.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Fast Track to a reconfigurable ASIC design
- An Easy Path to Bluetooth 5-enabled SoC Design
- Clouds Roll Through Electronic Design Ecosystem
- Why thinking about software and security is so important right at the start of an ASIC design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?