A closer look at Arm A-profile support for non-maskable interrupts
May 23, 2022
A long-standing limitation of the Arm A-profile architecture has been the lack of support for non-maskable interrupts (NMIs). However, as announced in Arm A-Profile Architecture Developments 2021 Arm is adding support in both the CPU and Generic Interrupt Controller (GIC) architecture for NMIs. But what exactly is an NMI, how does operating systems software use these features, and why are they called non-maskable when there are several ways to mask them? This blog post explores these questions in more detail.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
- xSPI + eMMC Combo PHY IP
- NavIC LDPC Decoder
Related Blogs
- Taking a closer look at the Rambus GDDR6 PHY IP Core
- Functional, Fast, and Ultra-Low Power: A Live Look at Weebit's Second IP Module
- A look at the PowerVR graphics architecture: Tile-based rendering
- Delivering a Better Support Experience for IP Customers
Latest Blogs
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- Securing the Future of Terabit Ethernet: Introducing the Rambus Multi-Channel Engine MACsec-IP-364 (+363)
- Why Weebit’s IP Licensing Model Matters
- Arasan’s xSPI/eMMC5.1 PHY: Unified Dual-Mode Physical Layer IP
- Evolution of CXL PBR Switch in the CXL Fabric