A closer look at Arm A-profile support for non-maskable interrupts
A long-standing limitation of the Arm A-profile architecture has been the lack of support for non-maskable interrupts (NMIs). However, as announced in Arm A-Profile Architecture Developments 2021 Arm is adding support in both the CPU and Generic Interrupt Controller (GIC) architecture for NMIs. But what exactly is an NMI, how does operating systems software use these features, and why are they called non-maskable when there are several ways to mask them? This blog post explores these questions in more detail.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- Taking a closer look at the Rambus GDDR6 PHY IP Core
- Functional, Fast, and Ultra-Low Power: A Live Look at Weebit's Second IP Module
- Neoverse S3 System IP: A Foundation for Confidential Compute and Multi-chiplet Infrastructure SoCs
- A look at the PowerVR graphics architecture: Tile-based rendering
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms