A look at the PowerVR graphics architecture: Tile-based rendering
I’m fond of telling the story about why I joined Imagination. It goes along the lines of: despite offers to go work on graphics in much sunnier climes, I took the job working on PowerVR Graphics here in distinctly un-sunny Britain because I was really interested in how Tile-Based Deferred Rendering (TBDR) could work in practice. My graphics career to-date had been mostly focused on the conceptually simpler Immediate Mode Renderers (IMRs) of the day – mostly GeForces and Radeons.
And no offence to the folks who designed said GeForces and Radeons – a few of whom I am friends with and many more I know quite well, but the front-end architecture of a modern discrete IMR GPU isn’t the most exciting thing in the world. Designed around having plenty of dedicated bandwidth, those GPUs go about the job of painting pixels in a reasonably inefficient way, but one that’s conceptually simple and manifests itself in silicon in a similarly simple way, which makes it relatively easy for the GPU architect to design, spec and have built by the hardware team.
Related Semiconductor IP
- High performance GPU for cloud gaming with DirectX support
- GPU based on Arm's 5th Gen architecture
- High Performance GPU for premium DTVs
- Efficient GPU ideal for integrating into smart home hubs, set-top boxes or mainstream DTVs
- Smallest GPU to support native HDR applications, suitable for wearable devices, smart home hubs, or mainstream set-top boxes
Related Blogs
- Dialling it up on PowerVR GPUs: how to optimise automotive dashboards for efficient rendering
- Altera Licenses MIPS32 Processor Architecture
- Intel's Borkar hints at future of SoC architecture and semiconductor test
- ARM's Cortex-A15: A big step up for the ARM processor architecture. Targeting 32nm and 28nm technology nodes
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?